參數(shù)資料
型號(hào): MDS213CG
廠商: ZARLINK SEMICONDUCTOR INC
元件分類: 網(wǎng)絡(luò)接口
英文描述: 12-Port 10/100Mbps + 1Gbps Ethernet Switch
中文描述: DATACOM, LAN SWITCHING CIRCUIT, PBGA456
封裝: 35 X 35 MM, 2.33 MM HEIGHT, MS-034, HSBGA-456
文件頁(yè)數(shù): 70/120頁(yè)
文件大?。?/td> 1678K
代理商: MDS213CG
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)當(dāng)前第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)第118頁(yè)第119頁(yè)第120頁(yè)
MDS213
Data Sheet
70
Zarlink Semiconductor Inc.
SRAM Memory Characteristics
Search Engine Configuration
Bit [1:0]
SC
System Clock Rate
00= 100Mhz
10=90Mhz
Default = 00
01 = 120Mhz
11= 80Mhz
Bit [2]
IP
IRQ output polarity control
0 = active low output
Power-up default =0
1 = active high output
Bit [3]
SM
System Configuration mode
0=Nonblocking (For MDS213,
always equal to 0)
1=Blocking
Bit [4]
ML
Buffer Memory Level, which can be either 2 chips or 4 chips.
0 = 2 memory chips
1 = 4 memory chips
Default = 0
Bit [6:5]
MT
Memory Chip Type
00 = 64K x 32-bit
10 = 256K x 32-bit
Default = 01
01 = 128K x 32-bit
11 = 512K x 32-bit
Bit [8:7]
Reserved
Bit [9]
SE_AGEN
Aging enable, if which is true, the old MCT can be aged out.
0 = disable aging
Default = 1
1 = enable aging
Bit [11:10]
HM
Hashing Mode, each of which uses
different bits of MAC address to come
up with each bit of hashing key.
00=mode 0
0=mode 2
Default = 00
01=mode 1
11=mode 3
Bit [13:12]
HS
Hashing Size
00= 8
10= 10
Default = 01
01= 9
11= TDB
Bit [14]
VSW
VLAN Aware Switch
0 = VLAN Unaware
Default = 0
1 = VLAN Aware
Bit [15]
NoIPM
No IP Multicast
1 = IP Multicast Disable
Default = 1
0 =IP Multicast Enable
Bit [16]
GLN
Global Learning Disable, where CPU
shall disable global learning before
look into it as a whole piece.
1 = Learning Disable
Default = 0
0 = Learning Enable
Bit [17]
Partial Syn
enable
Partial Synchronization enable for
MAC Table
0= Fully Synchronization for MCT
table
Default=0
1= Partial Synchronization
for MCT table
相關(guān)PDF資料
PDF描述
MDS220 Analog IC
MDS221 Analog IC
MDS223 Analog IC
MDS35-800 DIODE / SCR MODULE
MDS35 DIODE / SCR MODULE
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MDS217 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC
MDS-21E09 制造商:ITT Interconnect Solutions 功能描述:BACKSHELL - Bulk
MDS21P-6AA-000 制造商:Amphenol Corporation 功能描述:MICRO D/18in WIRE 26AWG 7 STRD THRU HOLE
MDS21P-6BF-000 制造商:Amphenol Corporation 功能描述:MICRO D/36in WIRE 26AWG 7 STRD FLOT
MDS21S-6AA-000 制造商:Amphenol Corporation 功能描述:MICRO D/18in WIRE 26AWG 7 STRD THRU HOLE