- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359159 > MDS213CG (ZARLINK SEMICONDUCTOR INC) 12-Port 10/100Mbps + 1Gbps Ethernet Switch PDF資料下載
參數(shù)資料
| 型號： | MDS213CG |
| 廠商： | ZARLINK SEMICONDUCTOR INC |
| 元件分類： | 網(wǎng)絡(luò)接口 |
| 英文描述： | 12-Port 10/100Mbps + 1Gbps Ethernet Switch |
| 中文描述： | DATACOM, LAN SWITCHING CIRCUIT, PBGA456 |
| 封裝： | 35 X 35 MM, 2.33 MM HEIGHT, MS-034, HSBGA-456 |
| 文件頁數(shù)： | 24/120頁 |
| 文件大?。?/td> | 1678K |
| 代理商： | MDS213CG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當(dāng)前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁
MDS213
Data Sheet
24
Zarlink Semiconductor Inc.
3.0 The Media Access Control (MAC) and GIGABIT (GMAC)
The MDS213 MAC/GMAC contains twelve Fast Ethernet MACs and one Gigabit Ethernet MAC, defined by the
IEEE Standard 802.3 CSMA/CD. Each Fast Ethernet MAC is connected to a Physical Layer (PHY) via the Reduced
Media Independent Interface (RMII), and the Gigabit Ethernet MAC is connected to a PHY via the Gigabit Media
Independent Interface (GMII) or the Ten Bit Interface (TBI). The MAC/GMAC sublayer ("MAC/GMAC") consists of a
Transmit and Receive section and is responsible for data encapsulation/ decapsulation. Data encapsulation/
decapsulation involves framing (frame alignment and frame synchronization), handling source and destination
addresses, and detecting physical medium transmission errors. The MAC/GMAC also manages half-duplex
collisions, including collision avoidance and contention resolution (collision handling). The MDS213 includes an
optional MAC Control sublayer ("MAC Control") used for IEEE Flow Control functions.
During frame transmission, the MAC transmit section encapsulates the data by prepending a preamble and a Start
of Frame Delimiter (SFD), inserts a destination and source address, and appends the Frame Check Sequence
(FCS) for error detection. In VLAN aware switches, the MAC/GMAC inserts, replaces, or removes VLAN Tags from
these frame formats based on instructions from the Search Engine. When necessary, the MAC/GMAC regenerates
the Frame Check Sequence and performs "padding" for frames less than 64 bytes.
During frame reception, the MAC receive section verifies that the CRC is valid, de-serializes the data, and buffers
the frame into the Receive FIFO. The MAC/GMAC then signals the Frame Engine, using Receive Direct Memory
Access (RxDMA), that data is available in the FIFO and is ready for storage.
3.1 MAC/GMAC Configuration
MAC/GMAC operations are configured through the global Device Configuration Register (DCR2) and/or the
MAC/GMAC Control and Configuration Registers (ECR0, ECR1), defined in the Register Definition Section of the
MDS213 data sheet. The default settings for Autonegotiation, flow control, frame length, and duplex mode may be
changed and configured by the user on a per-port basis, either in hardware or software.
3.2 The Inter-frame Gap
The Inter-frame Gap (IFG), defined as 96 bit times, is the interval between successive Ethernet frames for the
MAC/GMAC. Depending on traffic conditions, the measurement reference for the IFG changes. If a frame is
successfully transmitted without a collision, the IFG measurement starts from the de-assertion of the Transmit
Enable (TXEN) signal. However, if a frame suffers a collision, the IFG measurement starts from the deassertion of
the Carrier Sense (CRS) signal.
3.3 Ethernet Frame Limits
A legal Ethernet frame size, defined by the IEEE specification, must be between 64 and 1518 bytes, referring to the
packet length on the wire. For transmitting or forwarding frames whose data lengths do not meet the minimum
requirements, the MAC/GMAC appends extra bytes (padding) from the PAD field. Frames, longer than the
maximum length may either be forwarded or discarded, depending on the register configuration. Although the
MAC/GMAC may be configured to forward oversized frames in the Device Configuration Register (DCR2), the
frame buffers' maximum size of 1536 bytes cannot be exceeded. For VLAN Aware systems, the maximum frame
size is increased from 1518 bytes to 1522 bytes to accommodate the 4-byte VLAN Tag.
3.4 Collision Handling and Avoidance
In half duplex mode, if multiple stations on the same network attempt to transmit at the same time, interference
could occur causing a collision. The MAC/GMAC monitors the Carrier Sense (CRS) signal to determine if the
medium is available before attempting to transmit data. If the transmission medium is busy, the MAC/GMAC defers
(delays) its own transmissions to decrease the load on the network. This is called collision avoidance.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MDS220 | Analog IC |
| MDS221 | Analog IC |
| MDS223 | Analog IC |
| MDS35-800 | DIODE / SCR MODULE |
| MDS35 | DIODE / SCR MODULE |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MDS217 | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:Analog IC |
| MDS-21E09 | 制造商:ITT Interconnect Solutions 功能描述:BACKSHELL - Bulk |
| MDS21P-6AA-000 | 制造商:Amphenol Corporation 功能描述:MICRO D/18in WIRE 26AWG 7 STRD THRU HOLE |
| MDS21P-6BF-000 | 制造商:Amphenol Corporation 功能描述:MICRO D/36in WIRE 26AWG 7 STRD FLOT |
| MDS21S-6AA-000 | 制造商:Amphenol Corporation 功能描述:MICRO D/18in WIRE 26AWG 7 STRD THRU HOLE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。