- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98013 > MCZ33781EK (FREESCALE SEMICONDUCTOR INC) SPECIALTY MICROPROCESSOR CIRCUIT, PDSO32 PDF資料下載
參數(shù)資料
| 型號： | MCZ33781EK |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO32 |
| 封裝： | 0.65 MM, LEAD FREE, SOIC-32 |
| 文件頁數(shù)： | 7/44頁 |
| 文件大?。?/td> | 940K |
| 代理商： | MCZ33781EK |
第1頁第2頁第3頁第4頁第5頁第6頁當(dāng)前第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Analog Integrated Circuit Device Data
Freescale Semiconductor
15
33781
FUNCTIONAL DESCRIPTIONS
INTRODUCTION
FUNCTIONAL DESCRIPTIONS
INTRODUCTION
The 33781 is intended to be used as a master device in a
distributed system. It contains both protocol generators and
physical interfaces, to allow an MCU to communicate with
devices on the bus using two different SPI interfaces. Four
differential buses are provided. The physical layer uses a
two-wire bus to carry power and signal. The physical layer
uses wave-shaped voltage signals for commands from the
master and wave-shaped current signals for responses from
the slaves. The protocol and physical layer conform to the
DSI 2.02 specification.
The equivalent bus capacitance consists of capacitors
connected between the two bus wires and capacitors
between the bus wires and ground. Because the voltage
change on either of the bus wires to ground is only 1/2 the
amount of change between the two bus wires, the
capacitance to ground only conducts half as much current as
it would if connected directly across the bus. The equivalent
bus capacitance of a capacitor to ground from the bus wires
is one half of the actual amount of the capacitor. The amount
of capacitance from either bus wire to ground should be kept
the same in order to achieve the lowest radiated EMI energy.
The 2.2nF capacitors required between the bus wires and
ground result in an equivalent of 1.1nF of capacitance across
the bus as seen by either bus wire.
Table 5 shows the voltages used for operation. Low side
(LS) is the bus wire that is the most negative and high side
(HS) is the bus wire that is the most positive. Figure 5 shows
the bus waveforms in normal operation.
FUNCTIONAL PIN DESCRIPTIONS
RESET (RST)
When pulled low, this will reset all internal registers to a
known state as indicated in the section entitled SPI0 Register
CHIP SELECT n (CSn)
This input is used to select the SPIn port when pulled to
ground. When high, the associated SPIn port signals are
ignored. The SPIn transaction is signaled as completed when
this signal returns high.
MASTER OUT/SLAVE IN 0 (MOSI0)
This is the SPI data input to the device. This data is
sampled on the positive (rising) edge of SCLK0. There is no
MOSI pin or function for SPI1.
SERIAL CLOCK (SCLKn)
This is the clock signal from the SPIn master device. It
controls the clocking of data to SPIn and data reads from the
SPIn.
MASTER IN/SLAVE OUT (MISOn)
This is the SPIn data from SPIn to the SPIn master. Data
changes on the negative (falling) transition of the associated
SCLKn.
CLOCK (CLK)
This is the main clock source for the internal logic. It must
be 4.0MHz.
GROUND (GND)
Ground source for DSI/DBUS return.
DIGITAL GROUND (VSS)
Ground source for logic.
DIGITAL GROUND AND IDDQ (VSS_IDDQ)
Used for IDDQ testing during IC manufacturing test.
ANALOG GROUND (AGND)
Ground source for analog circuits.
POWER SOURCE (VCC)
Nominal +5.0V Regulated Input.
DIGITAL REGULATOR OUTPUT (VDD)
Nominal +2.5V internal regulator Pin. This must be
bypassed with a small capacitor to ground (100nF)
Table 5. High Side and Low Side Typical Voltages (Voltage Relative to Ground)
Low Side
High Side
IDLE
HIGH
LOW
IDLE
HIGH
LOW
0
Vmid-2.25 (16)
Vmid-0.75 (16)
VSUPn
Vmid+2.25 (16)
Vmid+0.75 (16)
Notes
16.
VMID = VSUPn/2.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MD1802FH | 10 A, 700 V, NPN, Si, POWER TRANSISTOR, TO-220AB |
| MD1802FX | 10 A, 700 V, NPN, Si, POWER TRANSISTOR |
| MD1803DFH | 10 A, 700 V, NPN, Si, POWER TRANSISTOR, TO-220AB |
| MD2001FX | 12 A, 700 V, NPN, Si, POWER TRANSISTOR |
| MD2103DFX | 6 A, 700 V, NPN, Si, POWER TRANSISTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCZ33781EKR2 | 功能描述:輸入/輸出控制器接口集成電路 DBUS2 MASTER STND RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| MCZ33784EF | 功能描述:加速計 - 板上安裝 DBUS2 SENSOR INTERFACE RoHS:否 制造商:Murata 傳感軸:Double 加速:12 g 靈敏度: 封裝 / 箱體: 輸出類型:Analog 數(shù)字輸出 - 位數(shù):11 bit 電源電壓-最大:5.25 V 電源電壓-最小:4.75 V 電源電流:4 mA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C |
| MCZ33784EF/R2- | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:DSI 2.02 Sensor Interface |
| MCZ33784EFR2 | 功能描述:加速計 - 板上安裝 DBUS2 SENSOR INTERFACE RoHS:否 制造商:Murata 傳感軸:Double 加速:12 g 靈敏度: 封裝 / 箱體: 輸出類型:Analog 數(shù)字輸出 - 位數(shù):11 bit 電源電壓-最大:5.25 V 電源電壓-最小:4.75 V 電源電流:4 mA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C |
| MCZ33789AE | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Airbag ASSP RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。