- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄98013 > MCZ33781EK (FREESCALE SEMICONDUCTOR INC) SPECIALTY MICROPROCESSOR CIRCUIT, PDSO32 PDF資料下載
參數(shù)資料
| 型號： | MCZ33781EK |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | SPECIALTY MICROPROCESSOR CIRCUIT, PDSO32 |
| 封裝： | 0.65 MM, LEAD FREE, SOIC-32 |
| 文件頁數(shù)： | 18/44頁 |
| 文件大?。?/td> | 940K |
| 代理商： | MCZ33781EK |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁當前第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁
Analog Integrated Circuit Device Data
Freescale Semiconductor
25
33781
FUNCTIONAL DEVICE OPERATION
LOGIC COMMANDS AND REGISTERS
.
Figure 19. SPI1 Bit Encoding
DO[0:9]- Data Bits
The received data bits from the bus channel transaction. If
the transaction had any CRC or SDS errors (See page 32
and page 33), then these bits are set to all zeros.
A[0:3] - Sensor Address Bits
The address of the slave that sent the data. This is a copy
of the address sent out during the previous bus transaction.
C[0:1] - Channel indicator Bits
The bits indicate which bus channel the data came from.
“01” indicates channel 2, and “10” indicates channel 3.
DBUS COMMUNICATIONS
The DBUS messages contain data from the DnH and DnL
registers. A CRC pattern is automatically appended to each
message. The data and CRC lengths are programmed by the
DnLENGTH register. Figure 20 shows the structure of the
DBUS message.
Figure 20. DBUS Communications Message
DBUS Driver/Receiver communications involve a frame
(DSIF), a data signal (DSIS), and a data return (DSIR) signal.
These are signals internal to the IC associated with the
protocol engine.
A message starts with a falling edge on the DSIF signal,
which marks the start of a frame. There is a one bit-time delay
before the MSB of data appears on DSIS. Data bits start with
a falling edge on DSIS. The low time is 1/3 of the bit time for
a 1, and 2/3 of a bit time for a 0. Data is transmitted on DSIS
and received on DSIR simultaneously. Receive data is the
captured level on DSIR at the end of each bit time. As a
message is received, it is stored bit-by-bit into the appropriate
receive register. For each data value received, there is a one-
bit status flag (ER) to indicate whether or not there was a
CRC error while receiving the data. At the end of the bit time
for the last CRC bit, DSIF returns to a logic high (Idle level).
A minimum delay is imposed between successive frames as
determined by the DnCTRL register.
Users initiate a message by writing (via the SPI0 interface
from the MCU) to the high and low byte of the data registers
(DnRnH/L). Transactions are scheduled once the CS0 for
that transfer rises. When 9- to 16-bit messages are to be
sent, the user writes to the DnH register first, and then the
DnL register, before the combined 9 to 16-bit data value
DnH:DnL is sent on the DBUS. The user should first check
the TE status flag to be sure the command register is not full
before writing a new data value to DnH and/or DnL. When the
minimum inter-frame delay has been satisfied, and CS0 has
risen, and if no SPI0 framing error has occurred, DSIF will go
low, indicating the start of a new transfer frame.
At the end of a DBUS transfer (and after the CRC error
status is stable), the RNE flag is set to indicate there is data
in the register available to be read.
DATA RATE
The base data rate is determined by the system clock
(CLK) and the values in the DnFSEL register. The CLK is
assumed to be 4MHz. The CLK is converted to a 64MHz
internal clock with a digital PLL, which is used to form the bit
rate clock. The minimum bit clock period which may be
programmed is:
(1/16*fCLK) x 320 = 5 usec
However, this period may not meet overall system
requirements for minimum bit time. Longer base clock
periods can be selected by using the DxFSEL register. There
are 8 bits in the DxFSEL register representing values from 0
to 255. The complete equation for determining the base clock
period is:
((1/16*fCLK) x (320 +2x)) where x = 0 to 255
Table 8 gives some examples of the base data rate for
fCLK = 4.0MHz.
SPI
Data Bit
Bit 0
Bit 1
Bit 2
Bit 3
Bit 4
Bit 5
Bit 6
Bit 7
Bit 8
Bit 9
Bit
10
Bit
11
Bit
12
Bit
13
Bit
14
Bit
15
Read
Only
DO0
DO1
DO2
DO3
DO4
DO5
DO6
DO7
DO8
DO9
A0
A1
A2
A3
C0
C1
Bit n
…………………
Bit 0
CRC n
……
CRC 0
Table 8. Examples of Base Data Rate
FSEL
Base Bit Period
(usec)
Base Bit Frequency
(kbps)
00000000
5.000
200.0
00000001
5.031
198.8
00001101
5.406
184.9
00101000
6.250
160.0
11111110
12.938
77.3
11111111
12.969
77.1
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MD1802FH | 10 A, 700 V, NPN, Si, POWER TRANSISTOR, TO-220AB |
| MD1802FX | 10 A, 700 V, NPN, Si, POWER TRANSISTOR |
| MD1803DFH | 10 A, 700 V, NPN, Si, POWER TRANSISTOR, TO-220AB |
| MD2001FX | 12 A, 700 V, NPN, Si, POWER TRANSISTOR |
| MD2103DFX | 6 A, 700 V, NPN, Si, POWER TRANSISTOR |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCZ33781EKR2 | 功能描述:輸入/輸出控制器接口集成電路 DBUS2 MASTER STND RoHS:否 制造商:Silicon Labs 產(chǎn)品: 輸入/輸出端數(shù)量: 工作電源電壓: 最大工作溫度:+ 85 C 最小工作溫度:- 40 C 安裝風格:SMD/SMT 封裝 / 箱體:QFN-64 封裝:Tray |
| MCZ33784EF | 功能描述:加速計 - 板上安裝 DBUS2 SENSOR INTERFACE RoHS:否 制造商:Murata 傳感軸:Double 加速:12 g 靈敏度: 封裝 / 箱體: 輸出類型:Analog 數(shù)字輸出 - 位數(shù):11 bit 電源電壓-最大:5.25 V 電源電壓-最小:4.75 V 電源電流:4 mA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C |
| MCZ33784EF/R2- | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:DSI 2.02 Sensor Interface |
| MCZ33784EFR2 | 功能描述:加速計 - 板上安裝 DBUS2 SENSOR INTERFACE RoHS:否 制造商:Murata 傳感軸:Double 加速:12 g 靈敏度: 封裝 / 箱體: 輸出類型:Analog 數(shù)字輸出 - 位數(shù):11 bit 電源電壓-最大:5.25 V 電源電壓-最小:4.75 V 電源電流:4 mA 最大工作溫度:+ 125 C 最小工作溫度:- 40 C |
| MCZ33789AE | 功能描述:網(wǎng)絡(luò)控制器與處理器 IC Airbag ASSP RoHS:否 制造商:Micrel 產(chǎn)品:Controller Area Network (CAN) 收發(fā)器數(shù)量: 數(shù)據(jù)速率: 電源電流（最大值）:595 mA 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:PBGA-400 封裝:Tray |
發(fā)布緊急采購，3分鐘左右您將得到回復。