- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383589 > MCP3221 (Microchip Technology Inc.) 560KBITS BRAM 400000 SYSTEM GATES 404 I/ - NOT RECOMMENDED for NEW DESIGN PDF資料下載
參數(shù)資料
| 型號： | MCP3221 |
| 廠商： | Microchip Technology Inc. |
| 英文描述： | 560KBITS BRAM 400000 SYSTEM GATES 404 I/ - NOT RECOMMENDED for NEW DESIGN |
| 中文描述： | 低功耗12位A / D轉(zhuǎn)換器具有I2C⑩接口 |
| 文件頁數(shù)： | 15/27頁 |
| 文件大小： | 520K |
| 代理商： | MCP3221 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁當(dāng)前第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
2003 Microchip Technology Inc.
DS21732B-page 15
MCP3221
5.0
SERIAL COMMUNICATIONS
5.1
I
2
C Bus Characteristics
The following bus protocol has been defined:
Data transfer may be initiated only when the bus
is not busy.
During data transfer, the data line must remain
stable whenever the clock line is high. Changes in
the data line while the clock line is high will be
interpreted as a START or STOP condition.
Accordingly, the following bus conditions have been
defined (refer to Figure 5-1).
5.1.1
BUS NOT BUSY (A)
Both data and clock lines remain high.
5.1.2
START DATA TRANSFER (B)
A high-to-low transition of the SDA line while the clock
(SCL) is high determines a START condition. All
commands must be preceded by a START condition.
5.1.3
STOP DATA TRANSFER (C)
A low-to-high transition of the SDA line while the clock
(SCL) is high determines a STOP condition. All
operations must be ended with a STOP condition.
5.1.4
DATA VALID (D)
The state of the data line represents valid data when,
after a START condition, the data line is stable for the
duration of the clock signal’s high period.
The data on the line must be changed during the low
period of the clock signal. There is one clock pulse per
bit of data.
Each data transfer is initiated with a START condition
and terminated with a STOP condition. The number of
data bytes transferred between the START and STOP
conditions is determined by the master device and is
unlimited.
5.1.5
ACKNOWLEDGE
Each receiving device, when addressed, is obliged to
generate an acknowledge bit after the reception of
each byte. The master device must generate an extra
clock pulse which is associated with this acknowledge
bit.
The device that acknowledges has to pull down the
SDA line during the acknowledge clock pulse in such a
way that the SDA line is stable-low during the high
period of the acknowledge-related clock pulse. Setup
and hold times must be taken into account. During
reads, a master device must signal an end of data to
the slave by not generating an acknowledge bit on the
last byte that has been clocked out of the slave (NAK).
In this case, the slave (MCP3221) will release the bus
to allow the master device to generate the STOP
condition.
The MCP3221 supports a bidirectional, 2-wire bus and
data transmission protocol. The device that sends data
onto the bus is the transmitter and the device receiving
data is the receiver. The bus has to be controlled by a
master device which generates the serial clock (SCL),
controls the bus access and generates the START and
STOP conditions, while the MCP3221 works as a slave
device. Both master and slave devices can operate as
either transmitter or receiver, but the master device
determines which mode is activated.
FIGURE 5-1:
Data Transfer Sequence on the Serial Bus.
SCL
SDA
(A)
(B)
(D)
(D)
(A)
(C)
START
CONDITION
ADDRESS OR
ACKNOWLEDGE
VALID
DATA
ALLOWED
TO CHANGE
STOP
CONDITION
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MCP3221T | 560KBITS BRAM 400000 SYSTEM GATES 404 - - NOT RECOMMENDED for NEW DESIGN |
| MCP3553 | Low-Power, Single-Channel 22-Bit Delta-Sigma ADCs |
| MCP3553E | Low-Power, Single-Channel 22-Bit Delta-Sigma ADCs |
| MCP3551 | Low-Power, Single-Channel 22-Bit Delta-Sigma ADCs |
| MCP3551E | SENSOR COMP LOAD CELL 2LBF |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MCP3221_06 | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:Low Power 12-Bit A/D Converter With I2C⑩ Interface |
| MCP3221A0-E/OT | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:Low Power 12-Bit A/D Converter With I2C⑩ Interface |
| MCP3221A0-I/OT | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:Low Power 12-Bit A/D Converter With I2C⑩ Interface |
| MCP3221A0T-E/OT | 功能描述:模數(shù)轉(zhuǎn)換器 - ADC 12-bit ADC I2C Single Channel RoHS:否 制造商:Texas Instruments 通道數(shù)量:2 結(jié)構(gòu):Sigma-Delta 轉(zhuǎn)換速率:125 SPs to 8 KSPs 分辨率:24 bit 輸入類型:Differential 信噪比:107 dB 接口類型:SPI 工作電源電壓:1.7 V to 3.6 V, 2.7 V to 5.25 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:VQFN-32 |
| MCP3221A0T-I/OT | 制造商:MICROCHIP 制造商全稱:Microchip Technology 功能描述:Low Power 12-Bit A/D Converter With I2C⑩ Interface |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。