參數(shù)資料
型號(hào): MCM63Z819
廠商: Motorola, Inc.
英文描述: 4M Bit Synchronous Fast Static RAM(4M位同步遲寫快速靜態(tài)RAM)
中文描述: 4分位同步快速靜態(tài)存儲(chǔ)器(4分位同步遲寫快速靜態(tài)內(nèi)存)
文件頁數(shù): 12/20頁
文件大?。?/td> 136K
代理商: MCM63Z819
MCM63Z737 MCM63Z819
12
MOTOROLA FAST SRAM
CAPACITANCE
(f = 1.0 MHz, dV = 3.0 V, TA = 0
°
to 70
°
C, Periodically Sampled Rather Than 100% Tested)
Parameter
Symbol
Min
Typ
Max
Unit
Input Capacitance
Cin
CI/O
4
5
pF
Input/Output Capacitance
7
8
pF
AC OPERATING CONDITIONS AND CHARACTERISTICS
(VDD = 3.3 V
±
5%, TA = 0
°
to 70
°
C Unless Otherwise Noted)
Input Timing Measurement Reference Level
Input Pulse Levels
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
Input Rise/Fall Time
. . . . . . . . . . . . . . . . . . . . . .
1.5 V
. . . . . . . . . . . . . . .
0 to 3.0 V
1 V/ns (20% to 80%)
Output Timing Reference Level
Output Load
. . . . . . . . . . . . . .
R
θ
JA Under Test
1.5 V
. . . . . . . . . . . . . . . . . . . . . . . . . .
See Figure 6 Unless Otherwise Noted
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .
TBD
READ/WRITE CYCLE TIMING
(See Notes 1 and 2)
MCM63Z737–10
MCM63Z819–10
83 MHz
MCM63Z737–11
MCM63Z819–11
66 MHz
MCM63Z737–15
MCM63Z819–15
50 MHz
Parameter
Symbol
Min
Max
Min
Max
Min
Max
Unit
Notes
Cycle Time
tKHKH
tKHKL
tKLKH
tKHQV
tGLQV
tKHQX1
tKHQX
tGLQX
tGHQZ
tKHQZ
tADKH
tLVKH
tDVKH
tWVKH
tEVKH
tCVKH
12
15
20
ns
Clock High Pulse Width
4.8
6
8
ns
3
Clock Low Pulse Width
4.8
6
8
ns
3
Clock Access Time
10
11
15
ns
Output Enable to Output Valid
5
6
7
ns
Clock High to Output Active
1.5
1.5
1.5
ns
4, 5
Output Hold Time
1.5
1.5
1.5
ns
4
Output Enable to Output Active
0
0
0
ns
4, 5
Output Disable to Q High–Z
4.5
4.5
5
ns
4, 5
Clock High to Q High–Z
1.5
4.5
1.5
4.5
1.5
5
ns
4, 5
Setup Times:
Address
ADV
Data In
Write
Chip Enable
Clock Enable
2.5
2.5
2
2.5
2.5
2.5
2.5
2.5
2
2.5
2.5
2.5
2.5
2.5
2
2.5
2.5
2.5
ns
Hold Times:
Address
ADV
Data In
Write
Chip Enable
Clock Enable
tKHAX
tKHLX
tKHDX
tKHWX
tKHEX
tKHCX
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
0.5
ns
NOTES:
1. Write is defined as any SBx and SW low. Chip enable is defined as SE1 low, SE2 high, and SE3 low whenever ADV is low.
2. All read and write cycle timings are referenced from CK or G.
3. In order to reduce test correlation issues and to reduce the effects of application specific input edge rate variations on correlation between
data sheet parameters and actual system performance, FSRAM AC parametric specifications are always specified at VDDQ/2. In some
design exercises, it is desirable to evaluate timing using other reference levels. Since the maximum test input edge rate is known and is
given in the AC Test Conditions section of the data sheet as 1 V/ns, one can easily interpolate timing values to other reference levels.
4. This parameter is sampled and not 100% tested.
5. Measured at
±
200 mV from steady state.
OUTPUT
Z0 = 50
RL = 50
1.5 V
Figure 6. AC Test Load
相關(guān)PDF資料
PDF描述
MCM63Z737 4M Bit Synchronous Fast Static RAM(4M位同步遲寫快速靜態(tài)RAM)
MCM67Q909 512Kx9 Bit Synchronous Fast Static RAM(512Kx9位同步快速靜態(tài)RAM)
MCM6946 512Kx8 Bit Static Random Access Memory(512Kx8位靜態(tài)RAM)
MCM6949 1Mx4 Bit Static Random Access Memory(1Mx4位靜態(tài)RAM)
MCM69R618 1M Synchronous Late Write Fast SRAM(1M位同步遲寫、快速靜態(tài)RAM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCM63Z819TQ11 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:128K x 36 and 256K x 18 Bit Flow-Through ZBT RAM Synchronous Fast Static RAM
MCM63Z819TQ11R 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:128K x 36 and 256K x 18 Bit Flow-Through ZBT RAM Synchronous Fast Static RAM
MCM63Z819TQ15 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:128K x 36 and 256K x 18 Bit Flow-Through ZBT RAM Synchronous Fast Static RAM
MCM63Z819TQ15R 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:128K x 36 and 256K x 18 Bit Flow-Through ZBT RAM Synchronous Fast Static RAM
MCM63Z834 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:256K x 36 and 512K x 18 Bit ZBT Fast Static RAM