System Integration Module (SIM)
MCF5272 ColdFire Integrated Microprocessor User’s Manual, Rev. 3
Freescale Semiconductor
6-3
6.2.2
Module Base Address Register (MBAR)
The supervisor-level MBAR,
Figure 6-2, specifies the base address and allowable access types for all
internal peripherals. It is written with a MOVEC instruction using the CPU address 0xC0F. (See the
ColdFire Family Programmer’s Reference Manual.) MBAR can be read or written through the debug
module as a read/write register, as described in.” Once MBAR has been initialized, it can be read and
written in supervisor mode at the address programmed into the base address (BA) field.
The valid bit, MBAR[V], is cleared at system reset to prevent incorrect references before MBAR is
written; other MBAR bits are uninitialized at reset. To access internal peripherals, write MBAR with the
appropriate base address (BA) and set MBAR[V] after system reset.
All internal peripheral registers occupy a single relocatable memory block along 64-Kbyte boundaries. If
MBAR[V] is set, MBAR[BA] is compared to the upper 16 bits of the full 32-bit internal address to
Table 6-1. SIM Registers
MBAR
Offset
[31:24]
[23:16]
[15:8]
[7:0]
0x000
Module base address register (MBAR), after initialization
[p. 6-3]0x004
System configuration register (SCR)
[p. 6-5]
System protection register (SPR)
[p. 6-6]0x008
Power management register (PMR)
[p. 6-7]0x00C
Reserved
0x010
Device identification register (DIR)
[p. 6-11]
0x014–
0x01C
Reserved
Interrupt Controller Registers
0x020
Interrupt control register 1 (ICR1)
[p. 7-4]0x024
Interrupt control register 2 (ICR2)
[p. 7-5]0x028
Interrupt control register 3 (ICR3)
[p. 7-5]0x02C
Interrupt control register 4 (ICR4)
[p. 7-5]0x030
Interrupt source register (ISR)
[p. 7-6]0x034
Programmable interrupt transition register (PITR)
[p. 7-7]
0x038
Programmable interrupt wakeup register (PIWR)
[p. 7-8]0x03C
Reserved
Programmable interrupt
vector register (PIVR)
[p.Software Watchdog Registers
0x280
Watchdog reset reference register (WRRR)
[p. 6-12]Reserved
0x284
Watchdog interrupt reference register (WIRR)
[p. 6-12]Reserved
0x288
Reserved
0x28C
Reserved