參數(shù)資料
型號: MCC3E0RX180WB0B
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 180 MHz, RISC PROCESSOR, CBGA728
封裝: 29 X 29 MM, 4 MM HEIGHT, 1 MM PITCH, CERAMIC, FCBGA-728
文件頁數(shù): 52/120頁
文件大?。?/td> 1633K
代理商: MCC3E0RX180WB0B
Pin Descriptions Grouped by Function
37
MOTOROLA GENERAL BUSINESS INFORMATION
C3ENPA1-DS/D REV 03
Table 11 Gigabit Ethernet (GMII/MII) Signals One Cluster Example
SIGNAL NAME*
PIN #
TOTAL
TYPE
I/O
LABEL
SIGNAL DESCRIPTION
CPn_0
LVTTL
O
PD
T_CLK
GMII Transmit Clock (125MHz). This clock is used to synchronize the
transmit data.
CPn_1
LVTTL
I
PU
TCLKI
MII transmit clock. Transmit data aligned to this clock input from
phy in MII mode. 25 Mhz in 100BaseT, 2.5 in Mhz in 10BaseT
CPn_2
LVTTL
O
PD
TXD(0)
Transmit Data (byte-wide data, least significant bit)
CPn_3
LVTTL
O
PU
TXD(1)
Transmit Data
CPn_4
LVTTL
O
PD
TXD(2)
Transmit Data
CPn_5
LVTTL
O
PU
TXD(3)
Transmit Data
CPn_6
LVTTL
O
PU
TX_EN
Transmit Enable. When asserted, the data on TXD is encoded and
transmitted on the twisted pair cable.
CPn+1_0
nc
PD
nc
CPn+1_1
LVTTL
I
PU
COL
Collision. Asserted when both RX_DV and TX_EN are valid during
half duplex operation.
CPn+1_2
LVTTL
O
PD
TXD(4)
Transmit Data
CPn+1_3
LVTTL
O
PU
TXD(5)
Transmit Data
CPn+1_4
LVTTL
OPD
TXD(6)
Transmit Data
CPn+1_5
LVTTL
O
PU
TXD(7)
Transmit Data (byte-wide receive data, most significant bit)
CPn+1_6
LVTTL
O
PU
TX_ER
Transmit Error. Asserting TX_ER when TX_EN is a 1 causes
transmission of the designated “bad code” in lieu of the normal
encoded data on the twisted pair data.
CPn+2_0
nc
PD
nc
CPn+2_1
LVTTL
IPU
RCLK
Receive Clock (125MHz)
CPn+2_2
LVTTL
I
PD
RXD(0)
Receive Data (byte-wide receive data, least significant bit)
CPn+2_3
LVTTL
I
PU
RXD(1)
Receive Data
CPn+2_4
LVTTL
IPD
RXD(2)
Receive Data
CPn+2_5
LVTTL
I
PU
RXD(3)
Receive Data
CPn+2_6
LVTTL
I
PU
RX_DV
Receive Data Valid. Indicates that there is a receive frame in progress
and that the data present on the RXD signals is valid.
CPn+3_0
nc
PD
nc
CPn+3_1
LVTTL
I
PU
CRS
Carrier Sense. Indicates traffic is on the link. CRS is asserted when a
non-idle condition is detected on the receive data stream. CRS is
deasserted when an end of frame or idle condition is detected.
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MCCF68HC08LK60 8-BIT, FLASH, 4 MHz, MICROCONTROLLER, UUC150
MCW68HC08LK60 8-BIT, FLASH, 4 MHz, MICROCONTROLLER, UUC150
MCD214FU 768 X 560 PIXELS CRT GRPH DSPL CTLR, PQFP160
MCF5102PV20A 32-BIT, 20 MHz, RISC PROCESSOR, PQFP144
MCF5102PV16A 32-BIT, 16.67 MHz, RISC PROCESSOR, PQFP144
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MCC-4 制造商:MEC A/S 功能描述:CLAMP GROUNDING PLASTIC 3.5 制造商:MEC A/S 功能描述:CLAMP, GROUNDING, PLASTIC, 3.5MM 制造商:MEC A/S 功能描述:CLAMP, GROUNDING, PLASTIC, 3.5MM; SVHC:No SVHC (18-Jun-2012) ;RoHS Compliant: Yes
MCC400M10 制造商:Thomas & Betts 功能描述:METRIC CONNECTOR 400SQMM M10 STUD
MCC400M12 制造商:Thomas & Betts 功能描述:METRIC CONNECTOR 400SQMM M12 STUD
MCC400M14 制造商:Thomas & Betts 功能描述:METRIC CONNECTOR 400SQMM M14 STUD
MCC400M16 制造商:Thomas & Betts 功能描述:METRIC CONNECTOR 400SQMM M16 STUD