參數(shù)資料
型號(hào): MC68HC705CJ4FB
廠商: FREESCALE SEMICONDUCTOR INC
元件分類: 微控制器/微處理器
英文描述: 8-BIT, OTPROM, 2.1 MHz, MICROCONTROLLER, PQFP44
封裝: PLASTIC, QFP-44
文件頁數(shù): 57/114頁
文件大小: 4047K
代理商: MC68HC705CJ4FB
GENERAL RELEASE SPECIFICATION
SERIAL COMMUNICATIONS INTERFACE
MC68HC(7)05CJ4
8-10
Rev. 2.1
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
8.3.2 Receiver Functional Operation
This receiver includes a receive serial shift register and a parallel receive data
register (This is called a double buffered system because after a complete
character is shifted in serially it is immediately moved to a parallel register so that
the subsequent character can be shifted in without requiring the CPU to
immediately service the first character.). The receive serial shift register is internal
to the receive logic and may not be read or written directly by the CPU. The input
of this serial shifter is connected to the majority sampling logic of the front end.
The receiver can operate in either of two formats as specified by the M control bit
in the SCCR1 register. The most common standard word format for NRZ serial
communication is one start bit (logic zero or space) followed by eight data bits (LSB
first) followed by one stop bit (logic one or mark). In addition to this standard format
this circuit provides hardware for a nine data bit format as follows: one start bit,
eight data bits (LSB first), ninth data bit, and one stop bit. If the nine data bit mode
is selected, software control (and overhead) of the ninth bit may be used to support
a number of special formats. The ninth data bit is positioned as R8 in the SCCR1
register. Some examples of its use include:
start, eight data, two stop bits
start, eight data, parity, one stop
w/ odd, even, mark, or space parity
start, seven data, parity, two stop bits
w/ odd, even, mark, or space parity
start, eight data, address/control, one stop bit
where address/control bit identifies special command words
The receive logic is enabled when the receive enable (RE) bit in the SCCR2
register is set to one. When RE is zero the receive logic is initialized and most of
the receiver front end logic is disabled. The receiver front end logic drives a state
machine (running off the RT clock) and provides the derived logic level for each bit
time. This state machine controls when the front end logic is to sample the RXD pin
and controls when data is to be passed to the receive serial shift register. Data is
shifted into the receive serial shift register according to the most recent
synchronization of the RT clock. From this point on in the discussion, data
reception may be considered to be synchronous.
The logic sense of each bit in the frame is determined from the majority of three
samples taken near the middle of the bit time except the start bit which is forced to
be shifted in as a zero regardless of the result of the majority sampling logic (see
the discussion of the receiver front end logic). The next eight bits shifted in are the
basic data byte (LSB is shifted in first). The next bit shifted in depends on the mode
selected by the M bit in SCCR2. If the nine data bit format is selected, the next bit
received after the MSB is the ninth data bit. It will be transferred to its appropriate
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
..
.
相關(guān)PDF資料
PDF描述
MC68HC05E0FN 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PQCC68
MC68HC05E5P 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP28
MC68HC05E5DW 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28
MC68HC05J1ACP 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20
MC68HSC05J1ADW 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC68HC705E6CDW 制造商:Motorola Inc 功能描述: 制造商:MOTOROLA 功能描述:
MC68HC705G1B 制造商:Rochester Electronics LLC 功能描述:- Bulk
MC68HC705J1A 制造商:Freescale Semiconductor 功能描述:
MC68HC705J1ACDW 功能描述:IC MCU 4MHZ 1.2K OTP 20-SOIC RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:HC05 其它有關(guān)文件:STM32F101T8 View All Specifications 特色產(chǎn)品:STM32 32-bit Cortex MCUs 標(biāo)準(zhǔn)包裝:490 系列:STM32 F1 核心處理器:ARM? Cortex?-M3 芯體尺寸:32-位 速度:36MHz 連通性:I²C,IrDA,LIN,SPI,UART/USART 外圍設(shè)備:DMA,PDR,POR,PVD,PWM,溫度傳感器,WDT 輸入/輸出數(shù):26 程序存儲(chǔ)器容量:64KB(64K x 8) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):2 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 10x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:36-VFQFN,36-VFQFPN 包裝:托盤 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名稱:497-9032STM32F101T8U6-ND
MC68HC705J1ACP 功能描述:IC MCU 4MHZ 1.2K OTP 20-DIP RoHS:否 類別:集成電路 (IC) >> 嵌入式 - 微控制器, 系列:HC05 其它有關(guān)文件:STM32F101T8 View All Specifications 特色產(chǎn)品:STM32 32-bit Cortex MCUs 標(biāo)準(zhǔn)包裝:490 系列:STM32 F1 核心處理器:ARM? Cortex?-M3 芯體尺寸:32-位 速度:36MHz 連通性:I²C,IrDA,LIN,SPI,UART/USART 外圍設(shè)備:DMA,PDR,POR,PVD,PWM,溫度傳感器,WDT 輸入/輸出數(shù):26 程序存儲(chǔ)器容量:64KB(64K x 8) 程序存儲(chǔ)器類型:閃存 EEPROM 大小:- RAM 容量:10K x 8 電壓 - 電源 (Vcc/Vdd):2 V ~ 3.6 V 數(shù)據(jù)轉(zhuǎn)換器:A/D 10x12b 振蕩器型:內(nèi)部 工作溫度:-40°C ~ 85°C 封裝/外殼:36-VFQFN,36-VFQFPN 包裝:托盤 配用:497-10030-ND - STARTER KIT FOR STM32497-8853-ND - BOARD DEMO STM32 UNIV USB-UUSCIKSDKSTM32-PL-ND - KIT IAR KICKSTART STM32 CORTEXM3497-8512-ND - KIT STARTER FOR STM32F10XE MCU497-8505-ND - KIT STARTER FOR STM32F10XE MCU497-8304-ND - KIT STM32 MOTOR DRIVER BLDC497-6438-ND - BOARD EVALUTION FOR STM32 512K497-6289-ND - KIT PERFORMANCE STICK FOR STM32MCBSTM32UME-ND - BOARD EVAL MCBSTM32 + ULINK-MEMCBSTM32U-ND - BOARD EVAL MCBSTM32 + ULINK2更多... 其它名稱:497-9032STM32F101T8U6-ND