- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄45234 > MC68HC2681P (MOTOROLA INC) 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PDIP40 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC2681P |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PDIP40 |
| 封裝： | PLASTIC, DIP-40 |
| 文件頁(yè)數(shù)： | 50/88頁(yè) |
| 文件大?。?/td> | 461K |
| 代理商： | MC68HC2681P |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)當(dāng)前第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)
Programming and Register Descriptions
4-24
MC68HC681 USER’S MANUAL
MOTOROLA
4
4.3.17 Count Registers (CUR and CLR)
The count upper register (CUR) and count lower register (CLR) hold the most-significant
byte and the least-significant byte, respectively, of the current counter value. These
registers should only be read when the C/T is in counter mode and the counter is stopped.
See Section 3.5 Counter/Timer for additional information.
4.3.18 Counter/Timer Preload Registers (CTUR and CTLR)
The C/T upper register (CTUR) and C/T lower register (CTLR) hold the most-significant byte
and eight least-significant bytes, respectively, of the preload value to be used by the C/T in
either counter or timer mode. The minimum value that can be loaded into the concatenation
of CTUR with CTLR is 000116. Note that CTUR and CTLR are write-only registers and
cannot be read by the CPU.
4.3.19 Interrupt Vector Register (IVR)
This register contains the interrupt vector. When the DUART responds to a valid interrupt
acknowledge (IACK) cycle, the contents of this register are placed on the data bus. At reset,
this register will contain 0F16, which is the M68000 exception vector assignment for
uninitialized interrupt vectors.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC681FN | 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PQCC44 |
| MC68HC681P | 2 CHANNEL(S), 1M bps, SERIAL COMM CONTROLLER, PDIP40 |
| MC68HC58FN | 1 CHANNEL(S), LOCAL AREA NETWORK CONTROLLER, PQCC28 |
| MC68HC58DW | 1 CHANNEL(S), LOCAL AREA NETWORK CONTROLLER, PDSO28 |
| MC68HC68T1P | 1 TIMER(S), REAL TIME CLOCK, PDIP16 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC34P | 制造商:Motorola Inc 功能描述: 制造商:Motorola Inc 功能描述:Static RAM, 256x8, 40 Pin, Plastic, DIP |
| MC68HC68T1P | 制造商:Motorola Inc 功能描述: |
| MC68HC705B16CFN | 制造商:Motorola Inc 功能描述: |
| MC68HC705B16FN | 制造商:Rochester Electronics LLC 功能描述: |
| MC68HC705B16NB | 制造商:Rochester Electronics LLC 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。