
MC68HC11P2
MOTOROLA
v
INDEX
pins -
continued
VDDL, VDDR, VSSX 2-2
VDDSYN 2-5
VPPE 2-10
VRH, VRL 2-11
VSTBY 2-11
XFC 2-5
XIRQ/VPPE 2-10
XTAL 2-4
PLL 2-5
bandwidth 2-5
block diagram
2-6
changing frequency 2-6
maximum frequency 2-5
multiplication factor 2-9
PLLCR — PLL control reg. 2-7
synchronisation 2-6
SYNR — Synthesizer program reg. 2-9
VCOOUT 2-7
PLLCR — PLL control reg. 2-7
PLLON — bit in PLLCR 2-7
POR 10-1
PORTA — Port A data reg. 4-2
PORTB — Port B data reg. 4-3
PORTC — Port C data reg. 4-4
PORTD — Port D data reg. 4-5
PORTE — Port E data reg. 4-6
PORTF — Port F data reg. 4-7
PORTG — Port G data reg. 4-8
PORTH — Port H data reg. 4-9
ports
A (Timer) 2-12
, 4-2
B (A[15:8]) 2-12
, 4-3
C (D[7:0]) 2-13
, 4-4
D (SCI1, SPI) 2-14
, 4-5
DDRA — Data direction reg. for port A 4-2
DDRB — Data direction reg. for port B 4-3
DDRC — Data direction reg. for port C 4-4
DDRD — Data direction reg. for port D 4-5
DDRF — Data direction reg. for port F 4-7
DDRG — Data direction reg. for port G 4-8
DDRH — Data direction reg. for port H 4-9
E (A/D) 2-14
, 4-6
F (A[7:0]) 2-14
, 4-7
G (R/W) 2-15
, 4-8
H (SCI2/3, PWM) 2-15
, 4-9
PORTA — Port A data reg. 4-2
PORTB — Port B data reg. 4-3
PORTC — Port C data reg. 4-4
PORTD — Port D data reg. 4-5
PORTE — Port E data reg. 4-6
PORTF — Port F data reg. 4-7
PORTG — Port G data reg. 4-8
PORTH — Port H data reg. 4-9
signals 2-12
power-on reset - see POR
PPAR — Port pull-up assignment reg. 4-10
PPOL[4:1] - bits in PWPOL 8-25
PPROG — EEPROM programming control reg. 3-23
PR[1:0] - bits in TMSK2 3-20
, 8-13
prebyte 11-7
prescaler, PWM 8-24
priorities, resets and interrupts 10-9
, 10-10
program counter (PC) 11-4
programming
CONFIG 3-26
EEPROM 3-23
EPROM 3-22
protection
of memory 3-18
, 3-27
registers 3-10
PSEL[4:0] - bits in HPRIO 10-10
PT - bit in SCCR1 5-8
PT2 - bit in S2CR1 6-9
PTCON - bit in BPROT 3-19
pull field 6-3
pull-ups, mask option 2-15
pull-ups, pull-downs 4-10
pulse accumulator 8-1
, 8-16
block diagram
8-17
PACNT — Pulse accumulator count reg. 8-19
PACTL — Pulse accumulator control reg. 8-18
reset 10-7
TFLG2 — Timer interrupt flag 2 reg. 8-19
TMSK2 — Timer interrupt mask 2 reg. 8-19
pulse-width modulation - see PWM
push field 6-2
PWCLK — PWM clock prescaler and 16-bit select reg. 8-23
PWCNT1–4 — PWM timer counter reg. 1 to 4 8-27
PWDTY1–4 — PWM timer duty cycle reg. 1 to 4 8-28
PWEN — PWM timer enable reg. 8-26
PWEN[4:1] - bits in PWEN 8-26
PWM 8-21
16-bit operation 8-23
block diagram
8-22
boundary conditions 8-28
clock select 8-24
duty cycle 8-21
, 8-28
periods 8-21
pins 8-21
PWCLK — PWM clock prescaler and 16-bit select reg.
8-23
PWCNT1–4 — PWM timer counter reg. 1 to 4 8-27
PWDTY1–4 — PWM timer duty cycle reg. 1 to 4 8-28
PWEN — PWM timer enable reg. 8-26
PWPER1–4 — PWM timer period reg. 1 to 4 8-27
PWPOL — PWM timer polarity & clock source select
reg. 8-25
PWSCAL — PWM timer prescaler reg. 8-25
PWPER1–4 — PWM timer period reg. 1 to 4 8-27
PWPOL — PWM timer polarity & clock source select reg.
8-25
PWSCAL — PWM timer prescaler reg. 8-25