
MC68HC11P2
MOTOROLA
xi
LIST OF FIGURES
Figure
Number
Page
Number
Title
LIST OF FIGURES
1-1
MC68HC11P2/
MC68HC711P2 block diagram .......................................................1-2
2-1
84-pin PLCC/
CERQUAD pinout .............................................................................2-1
2-2
88-pin QFP pinout ..................................................................................................2-2
2-3
External reset circuitry............................................................................................2-3
2-4
Oscillator connections ............................................................................................2-4
2-5
PLL circuit...............................................................................................................2-6
2-6
RAM stand-by connections.....................................................................................2-11
3-1
MC68HC11P2 memory map ..................................................................................3-3
3-2
RAM and register overlap .......................................................................................3-14
5-1
SCI baud rate generator circuit diagram.................................................................5-1
5-2
SCI1 block diagram ................................................................................................5-3
5-3
Interrupt source resolution within SCI.....................................................................5-13
6-1
MI BUS timing.........................................................................................................6-2
6-2
Biphase coding and error detection........................................................................6-3
6-3
MI BUS block diagram ............................................................................................6-5
6-4
A typical interface between the MC68HC11P2 and the MI BUS ............................6-6
7-1
SPI block diagram...................................................................................................7-2
7-2
SPI transfer format..................................................................................................7-3
8-1
Timer clock divider chains ......................................................................................8-3
8-2
Capture/compare block diagram.............................................................................8-4
8-3
Pulse accumulator block diagram...........................................................................8-17
8-4
PWM timer block diagram.......................................................................................8-22
8-5
PWM duty cycle......................................................................................................8-28
9-1
A/D converter block diagram ..................................................................................9-2
9-2
Electrical model of an A/D input pin (in sample mode)...........................................9-3
9-3
A/D conversion sequence.......................................................................................9-4
10-1
Processing ow out of reset (1 of 2) .....................................................................10-17
10-2
Processing ow out of reset (2 of 2) .....................................................................10-18
10-3
Interrupt priority resolution (1 of 3) .......................................................................10-19
10-4
Interrupt priority resolution (2 of 3) .......................................................................10-20
10-5
Interrupt priority resolution (3 of 3) .......................................................................10-21
10-6
Interrupt source resolution within the SCI subsystem ..........................................10-22