- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69027 > MC68HC05P9DWR2 (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05P9DWR2 |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO28 |
| 封裝： | SOIC-28 |
| 文件頁數(shù)： | 66/88頁 |
| 文件大?。?/td> | 6557K |
| 代理商： | MC68HC05P9DWR2 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁當(dāng)前第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁
8
MC68HC05E0
MOTOROLA
8-9
SERIAL INTERFACE
IRQACK — Interrupt Acknowledge Flag Bit
This bit is the serial interface interrupt ag, raised at the end of every SPI/I2C-bus transaction.
Writing a zero to IRQACK clears the interrupt ag, resets the interrupt circuitry and permits new
data to be written to the data register or newly received data to overwrite the old data in the
reception register (meaning the data register has already been read).
1 (set)
–
I2C-bus transaction completed
0 (clear) –
No I2C-bus transaction has occurred
NMA — No Master Acknowledge Bit
When set high NMA prevents the MC68HC05E0 from giving an acknowledge signal to a
peripheral after receiving a byte of data. An acknowledge is made if NMA is low.
1 (set)
–
Prevent acknowledgement after data receive
0 (clear) –
Permit acknowledgement after data receive
SP — STOP Bit
If high, an I2C-bus STOP condition is generated on the SDA line at the end of the next bus transfer.
If low, no STOP bit is produced.
1 (set)
–
Generate STOP condition after data transfer
0 (clear) –
Do not generate STOP condition after data transfer
ST — START Bit
If high, an I2C-bus START condition is generated on the SDA line at the beginning of the next bus
transfer. If low, no START bit is produced.
1 (set)
–
Generate START condition before data transfer
0 (clear) –
Do not generate START condition before data transfer
R/WB — Read/Write Bit
This bit selects the direction of the data transfer during SPI or I2C-bus operation.
1 (set)
–
Read (from peripheral)
0 (clear) –
Write (to peripheral)
75
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC05RC18P | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP28 |
| MC68HC05RC18FN | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC05SR3FB | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP44 |
| MC68HC05SR3CFB | 8-BIT, MROM, 2 MHz, MICROCONTROLLER, PQFP44 |
| MC68HC05T7B | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05P9P | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:HCMOS MICROCONTROLLER UNIT |
| MC68HC05PV8 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Techinal Data - rev 1.9 |
| MC68HC05PV8A | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:Techinal Data - rev 1.9 |
| MC68HC05RC16 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05RC16DW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。