- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45220 > MC68HC05J5P (MOTOROLA INC) 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 PDF資料下載
參數(shù)資料
| 型號： | MC68HC05J5P |
| 廠商： | MOTOROLA INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 |
| 封裝： | PLASTIC, DIP-20 |
| 文件頁數(shù)： | 37/69頁 |
| 文件大小： | 394K |
| 代理商： | MC68HC05J5P |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁當(dāng)前第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁
GENERAL RELEASE SPECIFICATION
December 11, 1996
MOTOROLA
INPUT/OUTPUT PORTS
MC68HC05J5
7-2
REV 1.1
the corresponding bits in a data direction register, a data register, and a pull-
down/up register. The Port A Data Register is located at address $0000. The Port
A Data Direction Register (DDRA) is located at address $0004. The Port A Pull-
down/up Register (PDURA) is located at address $0010. Reset clears the DDRA
and the PDURA. The Port A Data Register is unaffected by reset.
Figure 7-2. Port A I/O Circuitry
7.2.1 Port A Data Register
Each Port A I/O pin has a corresponding bit in the Port A Data Register. When a
Port A pin is programmed as an output the state of the corresponding data regis-
ter bit determines the state of the output pin. When a Port A pin is programmed as
an input, any read of the Port A Data Register will return the logic state of the cor-
responding I/O pin. The Port A data register is unaffected by reset.
7.2.2 Port A Data Direction Register
Each Port A I/O pin may be programmed as an input by clearing the correspond-
ing bit in the DDRA, or programmed as an output by setting the corresponding bit
in the DDRA. The DDRA can be accessed at address $0004. The DDRA is
cleared by reset.
If congured as output pins, PA6 and PA7 have slow output falling-edge transition
feature. The slow transition feature is controlled by the SLOWE bit of DDRB.
SLOWE bit, if set and if the pin is congured as an output pin, enables the slow
falling-edge output transition feature of all three I/O lines, PA6, PA7, and PB1.
Write $0010
100
A
Pull-down
Read $0000
Write $0000
Read $0004
Data
Register Bit
PA0-PA3 and PA7 only:
to IRQ
interrupt system
8 mA Sink
Capability
(Bits 4-7 Only)
I/O
Pin
Output
Mask Option
(Software Pull-down/up Inhibit)
Internal HC05
Data Bus
Reset
(RST)
Write $0004
Data Direction
Register Bit
Pull-down/up
Register Bit
VDD
5K
Pull-up
Note: each I/O port pin can have either Pull-up and pull-down device, not both
PA6 and PA7 output drivers are of open-drained type
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC05J5DW | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO20 |
| MC68HC05J5CJDW | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDSO16 |
| MC68HC05JB4DW | 8-BIT, MROM, 3 MHz, MICROCONTROLLER, PDSO28 |
| MC68HC05JJ6DW | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 |
| MC68HC05JJ6P | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP20 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05JJ6 | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers |
| MC68HC05JJ6CDW | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers |
| MC68HC05JJ6CDWE | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers |
| MC68HC05JJ6CP | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers |
| MC68HC05JJ6CPE | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification Microcontrollers |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。