- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45219 > MC68HC05CL48 (FREESCALE SEMICONDUCTOR INC) 8-BIT, MROM, 1.802 MHz, MICROCONTROLLER, PQFP112 PDF資料下載
參數(shù)資料
| 型號(hào)： | MC68HC05CL48 |
| 廠商： | FREESCALE SEMICONDUCTOR INC |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 1.802 MHz, MICROCONTROLLER, PQFP112 |
| 封裝： | TQFP-112 |
| 文件頁(yè)數(shù)： | 118/145頁(yè) |
| 文件大?。?/td> | 673K |
| 代理商： | MC68HC05CL48 |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)第93頁(yè)第94頁(yè)第95頁(yè)第96頁(yè)第97頁(yè)第98頁(yè)第99頁(yè)第100頁(yè)第101頁(yè)第102頁(yè)第103頁(yè)第104頁(yè)第105頁(yè)第106頁(yè)第107頁(yè)第108頁(yè)第109頁(yè)第110頁(yè)第111頁(yè)第112頁(yè)第113頁(yè)第114頁(yè)第115頁(yè)第116頁(yè)第117頁(yè)當(dāng)前第118頁(yè)第119頁(yè)第120頁(yè)第121頁(yè)第122頁(yè)第123頁(yè)第124頁(yè)第125頁(yè)第126頁(yè)第127頁(yè)第128頁(yè)第129頁(yè)第130頁(yè)第131頁(yè)第132頁(yè)第133頁(yè)第134頁(yè)第135頁(yè)第136頁(yè)第137頁(yè)第138頁(yè)第139頁(yè)第140頁(yè)第141頁(yè)第142頁(yè)第143頁(yè)第144頁(yè)第145頁(yè)
GENERAL RELEASE SPECIFICATION
June 11, 1997
MOTOROLA
SERIAL PERIPHERAL INTERFACE
MC68HC05CL48
9-2
REV 2.0
9.1.2 MOSI Serial Data In (Input)
9.1.2.1
Slave Mode
MOSI is the signal used to receive data from some Master device. Figure 9-1
shows the serial clock and data timing relationship.
It should be noted that when a Master device transmits data to a second device
via the MOSI line, the slave device (if it has the capability) will respond by sending
data into the MISO pin of the master device. This implies full duplex transmission
with both data-out and data-in synchronized to the same clock signal which is
provided by the master. Moreover, the SAME shift register is used for data out and
data in. Thus, the byte transmitted is replaced by the byte received, removing the
need for separate status bits for XMIT EMPTY and REC FULL. A single status bit,
SPIF, is used to signify IO operation complete.
9.1.2.2
Master Mode
As noted above, the function of MOSI and MISO are inverted in the master mode.
The MOSI pin becomes the data output pin when the device is in the master
mode. When a transfer of data is not taking place with a Slave device the Master
drives the MOSI line high. The Master always allows the data onto the MOSI pin a
half-cycle before the clock edge (SCK) needed for the Slave to latch the data
internally.
9.1.3 SCK Serial Clock (In/Out)
9.1.3.1
Slave Mode
The serial clock is used to move data both in and out of the device through its
MOSI and MISO pins. The Master and Slave device are capable of exchanging a
byte of information during a sequence of eight clock pulses if wired to do so. In the
slave mode, the SCK pin becomes an input for the external clock being sent from
the Master device. In this case SCK is asynchronous to the Slave device’s phase
1-2 clocks and read/write control, therefore synchronization must take place prior
to transmission and after reception. This must be done on the byte level. The type
of clock and its’ relationship with the data is controlled by bits CPOL and CPHA.
Reference Figure 9-1. The clock rate control bits SPR1 and SPR0 have no
function while the part is in the Slave mode.
9.1.3.2
Master Mode
In this mode, the clock is generated within the Master device by a circuit driven
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC68HC705CL48 | 8-BIT, OTPROM, 1.802 MHz, MICROCONTROLLER, PQFP112 |
| MC68HC05CT4FN | 8-BIT, MROM, 2.048 MHz, MICROCONTROLLER, PQCC44 |
| MC68HC05CT4FB | 8-BIT, MROM, 2.048 MHz, MICROCONTROLLER, PQFP44 |
| MC68HC05E16CB | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PDIP56 |
| MC68HC05E16FB | 8-BIT, MROM, 2.1 MHz, MICROCONTROLLER, PQFP44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC68HC05CT4FB | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05CT4FN | 制造商:FREESCALE 制造商全稱:Freescale Semiconductor, Inc 功能描述:General Release Specification |
| MC68HC05D9 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:8-bit microcomputer with PWM outputs and LED drive |
| MC68HC05E0 | 制造商:MOTOROLA 制造商全稱:Motorola, Inc 功能描述:High-density complementary metal oxide semiconductor (HCMOS) microcontroller unit |
| MC68HC05E0FN | 制造商:未知廠家 制造商全稱:未知廠家 功能描述:8-Bit Microcontroller |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。