
Device
Operating
Temperature Range
Package
SEMICONDUCTOR
TECHNICAL DATA
BUS CONTROLLED
MULTISTANDARD
VIDEO PROCESSOR
ORDERING INFORMATION
MC44011FN
MC44011FB
TA = 0
°
to +70
°
C
PLCC–44
QFP
Order this document by MC44011/D
FN SUFFIX
PLASTIC PACKAGE
CASE 777
(PLCC)
44
1
FB SUFFIX
PLASTIC PACKAGE
CASE 824E
(QFP)
1
44
1
The Motorola MC44011, a member of the MC44000 Chroma 4 family, is
designed to provide RGB or YUV outputs from a variety of inputs. The inputs
can be composite video (two inputs), S–VHS, RGB, and color difference
(R–Y, B–Y). The composite video can be PAL and/or NTSC as the MC44011
is capable of decoding both systems. Additionally, R–Y and B–Y outputs and
inputs are provided for use with a delay line where needed. Sync separators
are provided at all video inputs.
In addition, the MC44011 provides a sampling clock output for use by a
subsequent triple A/D converter system which digitizes the RGB/YUV
outputs. The sampling clock (6.0 to 40 MHz) is phase–locked to the
horizontal frequency.
Additional outputs include composite sync, vertical sync, field
identification, luma, burst gate, and horizontal frequency.
Control of the MC44011, and reading of status flags, is via an I2C bus.
Accepts NTSC and PAL Composite Video, S–VHS, RGB, and R–Y, B–Y
Includes Luma and Chroma Filters, Luma Delay Lines, and Sound Traps
Digitally Controlled via I2C Bus
R–Y, B–Y Inputs for Alternate Signal Source
Line–Locked Sampling Clock for A/D Converters
Burst Gate, Composite Sync, Vertical Sync and Field Identification Outputs
RGB/YUV Outputs can Provide 3.0 Vpp for A/D Inputs
Overlay Capability
Single Power Supply: 5.0 V,
±
5%, 550 mW (Typical)
44 Pin PLCC and QFP Packages
Representative Block Diagram
Outputs
Comp
Video 1
Comp
Video 2
B/U
B–Y
R–Y
Y1
Sound Trap/Luma Filter/Luma Delay/
Chroma Filter/PAL and NTSC
Decoder/Hue and Saturation Control
4
Sync
Separator
Sync
Separator
Vertical
Decoder
PLL
Oscillator
Filter
14.3 MHz
17.7 MHz
Vertical
Output
Gnd1
VCC1
4
B
G
R
Y2
B–Y
R–Y
Inputs
Fast
Comm
Color Difference
Stage
R/V
G/Y
VCC2
Gnd2
SDL
SCL
Gnd3
VCC3
To A/D Converters
I2C Data
Interface/
Registers
Data Bus
Clock
Frequency
Divider
PLL #2
Pixel Clock
PLL/VCO
MC44011
PLL
Filter
15 k
Ret
Fh
Ref
Quiet
Gnd
H
Filter
Filter
Switch
16Fh/
CSync
Burst
Gate
PLL #1 Horizontal
PLL/VCO
Input
Select
Field ID
Select
Contrast, Brightness,
Saturation Control DACs
To
μ
P
Outputs
This document contains information on a new product. Specifications and information herein
are subject to change without notice.
Motorola, Inc. 1996
Rev 1