- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄369899 > MC145425DW (MOTOROLA INC) ISDN Universal Digital Loop Transceivers II PDF資料下載
參數(shù)資料
| 型號(hào)： | MC145425DW |
| 廠商： | MOTOROLA INC |
| 元件分類(lèi)： | 數(shù)字傳輸電路 |
| 英文描述： | ISDN Universal Digital Loop Transceivers II |
| 中文描述： | DATACOM, ISDN CONTROLLER, PDSO24 |
| 封裝： | SOG-24 |
| 文件頁(yè)數(shù)： | 4/16頁(yè) |
| 文件大?。?/td> | 268K |
| 代理商： | MC145425DW |
第1頁(yè)第2頁(yè)第3頁(yè)當(dāng)前第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)
MC145421
MC145425
4
MOTOROLA
ABSOLUTE MAXIMUM RATINGS
(Voltage Referenced to VSS)
Rating
Symbol
Value
Unit
DC Supply Voltage
VDD – VSS
V
– 0.5 to 6.5
V
Voltage Any Pin to VSS
DC Current, Any Pin (Excluding VDD,
VSS)
– 0.5 to VDD + 0.5
±
10
V
I
mA
Operating Temperature
TA
Tstg
– 40 to + 85
°
C
Storage Temperature
– 85 to + 150
°
C
RECOMMENDED OPERATING CONDITIONS
(TA = – 40 to + 85
°
C
)
Parameter
Pins
Min
Typ
Max
Unit
DC Supply Voltage
VDD
MSI
4.5
5.0
5.5
V
Frame Rate MC145421 (See Note)
—
8.0
—
kHz
MC145421/25 Frame Slip Rate (See Note)
—
—
—
0.25
%
CCI Clock Frequency
—
—
8.192
8.29
MHz
TDC/RDC Data Clocks (for Master)
—
0.128
—
4.1
MHz
DCLK
—
0.016
—
4.1
MHz
Modulation Baud Rate (CCI/16)
LO1, LO2
—
512
—
kHz
NOTE: The slave’s crystal frequency divided by 1024 must equal the master’s MSI frequency
±
0.25% for optimum operation. Also, the
8.192 MHz input at the master divided by 1024 must be within 0.048% of the master’s 8 kHz MSI clock frequency.
DIGITAL CHARACTERISTICS
(VDD = 5 V, TA = – 40 to + 85
°
C)
Parameter
Min
Max
Unit
Input High Level
3.5
—
V
Input Low Level
—
1.5
V
Input Current, VDD
Input Current (Digital Pins)
—
15
mA
—
5
μ
A
Input Capacitance
—
10
pF
Output High Current (Except Tx on Master and Slave, and PD on the Slave)
VOH = 2.5
VOH = 4.6
VOH = 2.5
VOH = 4.6
VOH = 2.5
VOL = 0.4
VOL = 0.8
VOL = 0.4
VOL = 0.8
VOL = 0.4
– 1.7
– 0.36
—
—
mA
Tx Output High Current
– 3.4
– 0.7
—
—
mA
PD (Slave) Output High Current (See Note)
—
– 90
μ
A
Output Low Current (Except Tx on Master and Slave, and PD on Slave)
0.36
0.8
—
—
mA
Tx Output Low Current
1.7
3.5
—
—
mA
PD (Slave) Output Low Current (See Note)
30
60
μ
A
k
μ
A
μ
A
Tx Three–State Impedance
100
—
XTL Output High Current
VOH = 4.6
VOH = 0.4
—
– 450
XTL Output Low Current
450
—
NOTE: To overdrive PD from a low level to 3.5 V, or a high level to 1.5 V requires a minimum of
±
800
μ
A drive capability.
ANALOG CHARACTERISTICS
(VDD = 5 V, TA = 0 to 70
°
C)
Parameter
Min
Max
Unit
Modulation Differential Amplitude RL = 880
(LO1 – LO2)
4.6
—
Vpeak
Modulation Differential DC Offset
—
40
mV
Vref Voltage (Typically 9/20 (VDD – VSS))
PCM Tone Level
2.0
2.5
V
– 22
– 18
dBm
Demodulator Input Amplitude
50
—
mVpeak
Demodulator Input Impedance (LI to Vref)
75
300
k
This device contains circuitry to protect the
inputs against damage due to high static
voltages or electric fields; however, it is
advised that normal precautions be taken to
avoid applications of any voltage higher than
maximum rated voltages to this high imped-
ance circuit. For proper operation it is recom-
mended that Vin and Vout be constrained to
the range VSS
≤
(Vin or Vout)
≤
VDD. Reliability
of operation is enhanced if unused inputs are
tied to an appropriate logic voltage level (e.g.,
either VSS or VDD).
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MC145425P | ISDN Universal Digital Loop Transceivers II |
| MC145421 | Universal Digital-Loop Transceiver2(通用數(shù)字回路收發(fā)器) |
| MC145425 | Universal Digital-Loop Transceiver2(通用數(shù)字回路收發(fā)器) |
| MC145428L | Data Set Interface Asynchronous-To-Synchronous Synchronous-To-Asynchronous Converter |
| MC145428P | Data Set Interface Asynchronous-To-Synchronous Synchronous-To-Asynchronous Converter |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC145425P | 制造商:Motorola Inc 功能描述: |
| MC145426P | 制造商:Motorola Inc 功能描述: |
| MC145428P | 制造商:Motorola Inc 功能描述: |
| MC145436ADW | 制造商:Motorola Inc 功能描述: |
| MC145436ADWR2 | 制造商:Motorola Inc 功能描述: |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。