參數(shù)資料
型號: MC100EP195FAR2G
廠商: ON Semiconductor
文件頁數(shù): 8/20頁
文件大小: 0K
描述: IC DELAY LINE 1024TAP 32-LQFP
標準包裝: 2,000
系列: 100EP
標片/步級數(shù): 1024
功能: 可編程
延遲到第一抽頭: 2.2ns
接頭增量: 10ps
可用的總延遲: 2.2ns ~ 12.2ns
獨立延遲數(shù): 1
電源電壓: 3 V ~ 3.6 V
工作溫度: -40°C ~ 85°C
安裝類型: 表面貼裝
封裝/外殼: 32-LQFP
供應商設備封裝: 32-LQFP(7x7)
包裝: 帶卷 (TR)
其它名稱: MC100EP195FAR2GOS
MC10EP195, MC100EP195
http://onsemi.com
16
MultiChannel Deskewing
The most practical application for EP195 is in multiple
channel delay matching. Slight differences in impedance and
cable length can create large timing skews within a highspeed
system. To deskew multiple signal channels, each channel can
be sent through each EP195 as shown in Figure 8. One signal
channel can be used as reference and the other EP195s can be
used to adjust the delay to eliminate the timing skews. Nearly
any highspeed system can be finetuned (as small as 10 ps)
to reduce the skew to extremely tight tolerances.
EP195
IN
Q
IN
Q
#1
EP195
IN
Q
IN
Q
#2
EP195
IN
Q
IN
Q
#N
Digital
Data
Control
Logic
Figure 8. Multiple Channel Deskewing Diagram
Measure Unknown High Speed Device Delays
EP195s provide a possible solution to measure the
unknown delay of a device with a high degree of precision.
By combining two EP195s and EP31 as shown in Figure 9,
the delay can be measured. The first EP195 can be set to
SETMIN and its output is used to drive the unknown delay
device, which in turn drives the input of a D flipflop of
EP31. The second EP195 is triggered along with the first
EP195 and its output provides a clock signal for EP31.
The programmed delay of the second EP195 is varied to
detect the output edge from the unknown delay device.
If the programmed delay through the second EP195 is too
long, the flipflop output will be at logic high. On the other
hand, if the programmed delay through the second EP195 is
too short, the flipflop output will be at a logic low. If the
programmed delay is correctly finetuned in the second
EP195, the flipflop will bounce between logic high and logic
low. The digital code in the second EP195 can be directly
correlated into an accurate device delay.
EP195
IN
Q
IN
Q
#1
EP195
IN
Q
IN
Q
#2
Unknown Delay
Device
Control
Logic
D
CLK
Q
EP31
CLOCK
Figure 9. Multiple Channel Deskewing Diagram
相關PDF資料
PDF描述
VI-240-MY-F1 CONVERTER MOD DC/DC 5V 50W
AD5241BR10 IC DGTL POT 256POS 14-SOIC
VE-BNF-MY-F4 CONVERTER MOD DC/DC 72V 50W
VE-BNF-MY-F3 CONVERTER MOD DC/DC 72V 50W
VE-BNF-MY-F1 CONVERTER MOD DC/DC 72V 50W
相關代理商/技術參數(shù)
參數(shù)描述
MC100EP195MNG 功能描述:延遲線/計時元素 BBG ECL PROG DELAY CHIP RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube
MC100EP195MNR4G 功能描述:延遲線/計時元素 BBG ECL PROG DELAY CHIP RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube
MC100EP196 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3V ECL Programmable Delay Chip with FTUNE
MC100EP196_06 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3V ECL Programmable Delay Chip with FTUNE
MC100EP196B 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3 V ECL Programmable Delay Chip With FTUNE