參數(shù)資料
型號(hào)： MC100EP195FAR2G
廠商： ON Semiconductor
文件頁(yè)數(shù)： 14/20頁(yè)
文件大小： 0K
描述： IC DELAY LINE 1024TAP 32-LQFP
標(biāo)準(zhǔn)包裝： 2,000
系列： 100EP
標(biāo)片/步級(jí)數(shù)： 1024
功能： 可編程
延遲到第一抽頭： 2.2ns
接頭增量： 10ps
可用的總延遲： 2.2ns ~ 12.2ns
獨(dú)立延遲數(shù)： 1
電源電壓： 3 V ~ 3.6 V
工作溫度： -40°C ~ 85°C
安裝類型： 表面貼裝
封裝/外殼： 32-LQFP
供應(yīng)商設(shè)備封裝： 32-LQFP（7x7）
包裝： 帶卷 (TR)
其它名稱： MC100EP195FAR2GOS
MC10EP195, MC100EP195
http://onsemi.com
3
Table 1. PIN DESCRIPTION
Pin
Name
I/O
Default State
Description
23, 25, 26, 27,
29, 30, 31, 32,
1, 2
D[0:9]
LVCMOS, LVTTL,
ECL Input
Low
SingleEnded Parallel Data Inputs [0:9]. Internal 75 kW to VEE.
(Note 1)
3
D[10]
LVCMOS, LVTTL,
ECL Input
Low
SingleEnded CASCADE/CASCADE Control Input. Internal 75 kW
to VEE. (Note 1)
4
IN
ECL Input
Low
Noninverted Differential Input. Internal 75 kW to VEE.
5
IN
ECL Input
High
Inverted Differential Input. Internal 75 kW to VEE and 36.5 kW to
VCC.
6
VBB
ECL Reference Voltage Output
7
VEF
Reference Voltage for ECL Mode Connection
8
VCF
LVCMOS, ECL, OR LVTTL Input Mode Select
9, 24, 28
VEE
Negative Supply Voltage. All VEE Pins must be Externally
Connected to Power Supply to Guarantee Proper Operation.
(Note 2)
13, 18, 19, 22
VCC
Positive Supply Voltage. All VCC Pins must be externally
Connected to Power Supply to Guarantee Proper Operation.
(Note 2)
10
LEN
ECL Input
Low
Singleended D pins LOAD / HOLD input. Internal 75 kW to VEE.
11
SETMIN
ECL Input
Low
Singleended Minimum Delay Set Logic Input. Internal 75 kW to
VEE. (Note 1)
12
SETMAX
ECL Input
Low
Singleended Maximum Delay Set Logic Input. Internal 75 kW to
VEE. (Note 1)
14
CASCADE
ECL Output
Inverted Differential Cascade Output for D[10]. Typically Terminated
with 50 W to VTT = VCC 2 V.
15
CASCADE
ECL Output
Noninverted Differential Cascade Output. for D[10] Typically
Terminated with 50 W to VTT = VCC 2 V.
16
EN
ECL Input
Low
Singleended Output Enable Pin. Internal 75 kW to VEE.
17
NC
No Connect. The NC Pin is Electrically Connected to the Die and
”MUST BE” Left Open
21
Q
ECL Output
Noninverted Differential Output. Typically Terminated with 50 W to
VTT = VCC 2 V.
20
Q
ECL Output
Inverted Differential Output. Typically Terminated with 50 W to
VTT = VCC 2 V.
1. SETMIN will override SETMAX if both are high. SETMAX and SETMIN will override all D[0:10] inputs.
2. All VCC and VEE pins must be externally connected to Power Supply to guarantee proper operation.
相關(guān)PDF資料
PDF描述
VI-240-MY-F1 CONVERTER MOD DC/DC 5V 50W
AD5241BR10 IC DGTL POT 256POS 14-SOIC
VE-BNF-MY-F4 CONVERTER MOD DC/DC 72V 50W
VE-BNF-MY-F3 CONVERTER MOD DC/DC 72V 50W
VE-BNF-MY-F1 CONVERTER MOD DC/DC 72V 50W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MC100EP195MNG 功能描述:延遲線/計(jì)時(shí)元素 BBG ECL PROG DELAY CHIP RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube
MC100EP195MNR4G 功能描述:延遲線/計(jì)時(shí)元素 BBG ECL PROG DELAY CHIP RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時(shí)間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube
MC100EP196 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3V ECL Programmable Delay Chip with FTUNE
MC100EP196_06 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3V ECL Programmable Delay Chip with FTUNE
MC100EP196B 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3 V ECL Programmable Delay Chip With FTUNE
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*