- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄9298 > MC100EP195FAR2G (ON Semiconductor)IC DELAY LINE 1024TAP 32-LQFP PDF資料下載
參數(shù)資料
| 型號： | MC100EP195FAR2G |
| 廠商： | ON Semiconductor |
| 文件頁數(shù)： | 6/20頁 |
| 文件大小： | 0K |
| 描述： | IC DELAY LINE 1024TAP 32-LQFP |
| 標(biāo)準(zhǔn)包裝： | 2,000 |
| 系列： | 100EP |
| 標(biāo)片/步級數(shù)： | 1024 |
| 功能： | 可編程 |
| 延遲到第一抽頭： | 2.2ns |
| 接頭增量： | 10ps |
| 可用的總延遲： | 2.2ns ~ 12.2ns |
| 獨立延遲數(shù)： | 1 |
| 電源電壓： | 3 V ~ 3.6 V |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 32-LQFP |
| 供應(yīng)商設(shè)備封裝： | 32-LQFP（7x7） |
| 包裝： | 帶卷 (TR) |
| 其它名稱： | MC100EP195FAR2GOS |
MC10EP195, MC100EP195
http://onsemi.com
14
An expansion of the latch section of the block diagram is
pictured in Figure 7. Use of this diagram will simplify the
explanation of how the cascade circuitry works. When D10
of chip #1 in Figure 6 is LOW this device’s
CASCADE output will also be low while the CASCADE
output will be high. In this condition the SET MIN pin of
chip #2 will be asserted HIGH and thus all of the latches of
chip #2 will be reset and the device will be set at its minimum
delay.
Chip #1, on the other hand, will have both SET MIN and
SET MAX deasserted so that its delay will be controlled
entirely by the address bus A0—A9. If the delay needed is
greater than can be achieved with 1023 gate delays
(1111111111 on the A0—A9 address bus) D10 will be
asserted to signal the need to cascade the delay to the next
EP195 device. When D10 is asserted, the SET MIN pin of
chip #2 will be deasserted and SET MAX pin asserted
resulting in the device delay to be the maximum delay.
Table 13 shows the delay time of two EP195 chips in
cascade.
To expand this cascading scheme to more devices, one
simply needs to connect the D10 pin from the next chip to
the address bus and CASCADE outputs to the next chip in
the same manner as pictured in Figure 6. The only addition
to the logic is the increase of one line to the address bus for
cascade control of the second programmable delay chip.
SET
MIN
SET
MAX
TO SELECT MULTIPLEXERS
BIT 0
D0 Q0
LEN
Set Reset
BIT 1
D1 Q1
LEN
Set Reset
BIT 2
D2 Q2
LEN
Set Reset
BIT 3
D3 Q3
LEN
Set Reset
BIT 4
D4 Q4
LEN
Set Reset
BIT 5
D5 Q5
LEN
Set Reset
BIT 6
D6 Q6
LEN
Set Reset
BIT 7
D7 Q7
LEN
Set Reset
BIT 8
D8 Q8
LEN
Set Reset
BIT 9
D9 Q9
LEN
Set Reset
Figure 7. Expansion of the Latch Section of the EP195 Block Diagram
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| VI-240-MY-F1 | CONVERTER MOD DC/DC 5V 50W |
| AD5241BR10 | IC DGTL POT 256POS 14-SOIC |
| VE-BNF-MY-F4 | CONVERTER MOD DC/DC 72V 50W |
| VE-BNF-MY-F3 | CONVERTER MOD DC/DC 72V 50W |
| VE-BNF-MY-F1 | CONVERTER MOD DC/DC 72V 50W |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MC100EP195MNG | 功能描述:延遲線/計時元素 BBG ECL PROG DELAY CHIP RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| MC100EP195MNR4G | 功能描述:延遲線/計時元素 BBG ECL PROG DELAY CHIP RoHS:否 制造商:Micrel 功能:Active Programmable Delay Line 傳播延遲時間:1000 ps 工作溫度范圍: 封裝 / 箱體:QFN-24 封裝:Tube |
| MC100EP196 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3V ECL Programmable Delay Chip with FTUNE |
| MC100EP196_06 | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3V ECL Programmable Delay Chip with FTUNE |
| MC100EP196B | 制造商:ONSEMI 制造商全稱:ON Semiconductor 功能描述:3.3 V ECL Programmable Delay Chip With FTUNE |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。