- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄181329 > MBM29PL32BM10TN-E1 (SPANSION LLC) 2M X 16 FLASH 3V PROM, 100 ns, PDSO48 PDF資料下載
參數(shù)資料
| 型號： | MBM29PL32BM10TN-E1 |
| 廠商： | SPANSION LLC |
| 元件分類： | PROM |
| 英文描述： | 2M X 16 FLASH 3V PROM, 100 ns, PDSO48 |
| 封裝： | PLASTIC, TSOP1-48 |
| 文件頁數(shù)： | 24/72頁 |
| 文件大?。?/td> | 450K |
| 代理商： | MBM29PL32BM10TN-E1 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁當前第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁
Retired Product
DS05-20907-4E_July 31, 2007
MBM29PL32TM/BM90/10
30
address in Toggle Bit techniques described in “Toggle Bit Algorithm” in
■FLOW CHART. The automatic pro-
graming operation is completed when the data on DQ7 is equivalent to the data written to this bit at which time
the device returns to the read mode and addresses are no longer latched ( See "Hardware Sequence Flags").
The write-buffer programming operation can be suspended using the standard program suspend/resume com-
mands.
Once the write buffer programming is set, the system must then write the “Program Buffer to Flash” command
at the Sector Address. Any other address/data combination will abort the Write Buffer Programming operation
and the device will continue busy state.
The Write Buffer Programming Sequence can be ABORTED by doing the following :
Different Sector Address is asserted.
Write data other than the “Program Buffer to Flash" command after the specified number of “data load” cycles.
A “Write-to-Buffer-Abort Reset” command sequence must be written to the device to return to read mode. (See
“MBM29PL32TM/BM Standard Command Definitions” in
■DEVICE BUS OPERATION for details on this com-
mand sequence.)
Chip Erase
Chip erase is a six bus cycle operation. It begins two “unlock” write cycles followed by writing the “set-up”
command, and two “unlock” write cycles followed by the chip erase command which invokes the Embedded
Erase algorithm.
The device does not require the user to program the device prior to erase. Upon executing the Embedded Erase
Algorithm the devices automatically programs and verifies the entire memory for an all zero data pattern prior
to electrical erase (Preprogram function). The system is not required to provide any controls or timings during
these operations.
The system can determine the erase operation status by using DQ7 (Data Polling), DQ6 (Toggle Bit
I) and DQ2
(Toggle Bit
II) or RY/BY output signal. The chip erase begins on the rising edge of the last CE or WE, whichever
happens first from last command sequence and completes when the data on DQ7 is “1” (See Write Operation
Status section.) at which time the device returns to read mode.
Sector Erase
Sector erase is a six bus cycle operation. There are two “unlock” write cycles. These are followed by writing the
“set-up” command. Two more “unlock” write cycles are then followed by the Sector Erase command.
Multiple sectors may be erased concurrently by writing the same six bus cycle operations. This sequence is
followed by writes of the Sector Erase command to addresses in other sectors desired to be concurrently erased.
The time between writes must be less than Erase Time-out time(tTOW). Otherwise that command will not be
accepted and erasure will not start. It is recommended that processor interrupts be disabled during this time to
guarantee this condition. The interrupts can reoccur after the last Sector Erase command is written. A time-out
of “tTOW” from the rising edge of last CE or WE, whichever happens first, will initiate the execution of the Sector
Erase command(s). If another falling edge of CE or WE, whichever happens first occurs within the “tTOW” time-
out window the timer is reset (monitor DQ3 to determine if the sector erase timer window is still open, see section
DQ3, Sector Erase Timer). Resetting the devices once execution has begun will corrupt the data in the sector.
In that case, restart the erase on those sectors and allow them to complete (refer to the Write Operation Status).
Loading the sector erase buffer may be done in any sequence and with any number of sectors (0 to 70).
Sector erase does not require the user to program the devices prior to erase. The devices automatically program
all memory locations in the sector(s) to be erased prior to electrical erase using the Embedded Erase Algorithm.
When erasing a sector, the remaining unselected sectors remain unaffected. The system is not required to
provide any controls or timings during these operations.
The system can determine the status of the erase operation by using DQ7 (Data Polling), DQ6 (Toggle Bit) or
RY/BY.
The sector erase begins after the “tTOW” time-out from the rising edge of CE or WE whichever happens first for
the last sector erase command pulse and completes when the data on DQ7 is “1” (see Write Operation Status
section), at which the devices return to the read mode. Data polling and Toggle Bit must be performed at an
address within any of the sectors being erased.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MBM29PL32TM90TN-E1 | 2M X 16 FLASH 3V PROM, 90 ns, PDSO48 |
| MBN400GR12A | 400 A, 1200 V, N-CHANNEL IGBT |
| MBNC7-J-P-GN-ST-TH1 | BOARD TERMINATED, FEMALE, BNC CONNECTOR, SOLDER, JACK |
| MBNC7-J-P-HN-ST-TH1 | BOARD TERMINATED, FEMALE, BNC CONNECTOR, SOLDER, JACK |
| MBNC7-J-P-MN-ST-TH1 | BOARD TERMINATED, FEMALE, BNC CONNECTOR, SOLDER, JACK |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MBM30000 | 功能描述:BRACKET SIDE MOUNT RoHS:是 類別:工業(yè)控制，儀表 >> 配件 系列:* 標準包裝:1 系列:Aero-Motive® 130117 附件類型:拖車帶 適用于相關(guān)產(chǎn)品:標準盒式跟蹤系統(tǒng) 其它名稱:WM6183 |
| MBM30035001 | 制造商:LG Corporation 功能描述:Card,Technical |
| MBM30035015 | 制造商:LG Corporation 功能描述:Card,Technical |
| MBM300A6 | 制造商:HITACHI 制造商全稱:Hitachi Semiconductor 功能描述:IGBT MODULE RANGE WITH SOFT AND FAST (SFD) FREE-WHEELING DIODES |
| MBM300GR12A | 制造商:n/a 功能描述:IGBT Module |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。