![](http://datasheet.mmic.net.cn/330000/MB90F654A_datasheet_16438029/MB90F654A_26.png)
26
MB90650A Series
(Continued)
Address
Register
Register
name
SSR0
SMCS0
SMCS0
SDR0
CDCR
SMCS1
SMCS1
SDR1
(Reserved area)
ENIR
EIRR
Read/
write
R/W
R/W
R/W
R/W
R/W
R/W
R/W
R/W
Resource name
Initial value
23
H
24
H
25
H
26
H
27
H
28
H
29
H
2A
H
Serial status register 0
Serial mode control status register 0
Serial mode control status register 0
Serial data register 0
Clock division control register
Serial mode control status register 1
Serial mode control status register 1
Serial data register 1
UART0
00001–00
B
––––0000
B
00000010
B
XXXXXXXX
B
0–––1111
B
––––0000
B
00000010
B
XXXXXXXX
B
I/O extended serial
interface 0
Communications prescaler
I/O extended serial
interface 1
2B
H
to 2F
H
30
H
31
H
32
H
33
H
34
H
to 35
H
36
H
37
H
38
H
39
H
3A
H
3B
H
3C
H
3D
H
Interrupt/DTP enable register
Interrupt/DTP source register
R/W
R/W
DTP/external interrupts
00000000
B
00000000
B
00000000
B
00000000
B
Request level setting register
ELVR
R/W
(Reserved area)
ADCS1
ADCS2
ADCR1
ADCR2
DAT0
DAT1
DACR0
DACR1
Control status register 1
Control status register 2
Data register 1
Data register 2
D/A converter data register 0
D/A converter data register 1
D/A control register channel 0
D/A control register channel 1
R/W
A/D converter
00000000
B
00000000
B
XXXXXXXX
B
XXXXXXXX
B
XXXXXXXX
B
XXXXXXXX
B
–––––––0
B
–––––––0
B
R
R/W
R/W
R/W
R/W
D/A converter
3E
H
Clock control register
CLKR
R/W
Clock output control
register
––––0000
B
3F
H
40
H
41
H
42
H
43
H
(Reserved area)
PRLL0
PRLH0
PRLL1
PRLH1
Reload register lower channel 0
Reload register upper channel 0
Reload register lower channel 1
Reload register upper channel 1
PPG0 operation mode control register
channel 0
PPG1 operation mode control register
channel 1
PPG0, PPG1 output control register
channel 0, channel 1
R/W
R/W
R/W
R/W
8/16-bit PPG
XXXXXXXX
B
XXXXXXXX
B
XXXXXXXX
B
XXXXXXXX
B
44
H
PPGC0
R/W
0X000XX1
B
45
H
PPGC1
R/W
0X000001
B
46
H
PPGOE
R/W
00000000
B
47
H
to 4F
H
(Reserved area)
50
H
Lower compare register channel 0
OCCP0
R/W
16-bit I/O timer output
compare (channel 0 to
channel 3)
XXXXXXXX
B