
MB90980 Series
24
(Continued)
×
: Interrupt request flag is not cleared by the interrupt clear signal.
: Interrupt request flag is cleared by the interrupt clear signal.
: Interrupt request flag is cleared by the interrupt clear signal (stop request present) .
*1 : Caution : The Flash write/erase, timebase timer, and watch timer cannot be used at the same time.
*2 : When the 16-bit reload timer underflow interrupt is changed from enable (TMCSR : INTE
=
1) to disable
(TMCSR : INTE
=
0) , disable the interrupt in the interrupt control register (ICR12 : IL2 to IL0 : 111
B
) , then
set the INTE bit to 0.
Note : If there are two interrupt sources for the same interrupt number, the interrupt request flags of both resources
are cleared by the EI
2
OS/
μ
DMAC. Therefore if either of the two sources uses the EI
2
OS/
μ
DMAC function,
the other interrupt function cannot be used. The interrupt request enable bit for the resource that does not
use the EI
2
OS/
μ
DMAC function should be set to “0” and the interrupt function should be handled by software
polling.
Interrupt source
Clear of
EI
2
OS
μ
DMAC
channel
number
×
15
Interrupt vector
Interrupt control register
Number
Address
Number
Address
I
2
C interface
×
#39
FFFF60
H
ICR14
0000BE
H
8/10-bit A/D converter
#40
FFFF5C
H
Flash write/erase,
timebase timer,watch timer *
1
×
×
#41
FFFF58
H
ICR15
0000BF
H
Delay interrupt generator
module
×
×
#42
FFFF54
H