- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377928 > MB90583CA (Fujitsu Limited) Octal Bus Transceivers With 3-State Outputs 20-CDIP -55 to 125 PDF資料下載
參數(shù)資料
| 型號： | MB90583CA |
| 廠商： | Fujitsu Limited |
| 英文描述： | Octal Bus Transceivers With 3-State Outputs 20-CDIP -55 to 125 |
| 中文描述： | 16位微控制器專有 |
| 文件頁數(shù)： | 32/124頁 |
| 文件大?。?/td> | 2639K |
| 代理商： | MB90583CA |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁當前第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁
MB90580C Series
32
(Continued)
(Continued)
Explanation of initial values
→
“0” : initial value“0” / “1” : initial value“1” / “X” : undefined / “
” : undefined (not used)
The addresses following 00FF
H
are reserved. No external bus access signal is generated.
Boundary #
H
between the RAM area and the reserved area varies with the product model.
Note: For bits that is initialized by an reset operation, the initial value set by the reset operation is listed as an initial
value. Note that the values are different from reading results. For LPMCR/CKSCR/WDTC, there are cases
where initialization is performed or not performed, depending on the types of the reset. However initial value
for resets that initializes the value are listed.
Address
Register name
Abbreviated
register
name
Read/write
Resource name
Initial value
C0
H
to
FF
H
(External area)
100
H
to
#
H
(RAM area)
#
H
to
1FEF
H
(Reserved area)
1FF0
H
Program address detection register 0
(lower)
PADR0
R/W
Address match
detection
function
XXXXXXXX
B
1FF1
H
Program address detection register 0
(middle)
R/W
XXXXXXXX
B
1FF2
H
Program address detection register 0
(upper)
R/W
XXXXXXXX
B
1FF3
H
Program address detection register 1
(lower)
PADR1
R/W
XXXXXXXX
B
1FF4
H
Program address detection register 1
(middle)
R/W
XXXXXXXX
B
1FF5
H
Program address detection register 1
(upper)
R/W
XXXXXXXX
B
1FF6
H
to
1FFF
H
(Reserved area)
相關PDF資料 |
PDF描述 |
|---|---|
| MB90F583CA | 16-bit Proprietary Microcontroller |
| MB90583C | Octal Bus Transceivers With 3-State Outputs 20-LCCC -55 to 125 |
| MB90F591GPF | 16-bit Proprietary Microcontroller |
| MB90F598 | 9-Bit Bus-Interface Flip-Flops With 3-State Outputs 24-CDIP -55 to 125 |
| MB90V595 | 16-bit Proprietary Microcontroller |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| MB90583CAPF | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90583CAPFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90583CAPMC | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90583CPF | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90583CPFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復。