- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377931 > MB90522PFV (FUJITSU LTD) Quadruple 2-Input Positive-NAND Gates 14-CFP -55 to 125 PDF資料下載
參數(shù)資料
| 型號： | MB90522PFV |
| 廠商： | FUJITSU LTD |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | Quadruple 2-Input Positive-NAND Gates 14-CFP -55 to 125 |
| 中文描述： | 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP120 |
| 封裝： | PLASTIC, QFP-120 |
| 文件頁數(shù)： | 64/106頁 |
| 文件大?。?/td> | 1539K |
| 代理商： | MB90522PFV |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁當前第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁
MB90520 Series
64
12. Delayed Interrupt Generation Module
The delayed interrupt generation module generates interrupts for switching tasks. By using this module,
hardware interrupt requests to the CPU can be generated and cancelled using software.
This module does not conform to the extended intelligent I/O service (EI
2
OS).
(1) Register Configuration
The DIRR is the register used to control delay interrupt request generation/cancellation. Programming this
register with “1” generates a delay interrupt request. Programming this register with “0” cancels a delay interrupt
request. Upon a reset, an interrupt is canceled. The undefined bit area can be programmed with either “0” or
“1.” For future extension, however, it is recommended that bit set and clear instructions be used to access this
register.
(2) Block Diagram
Delayed interrupt factor generation/cancellation register (DIRR)
bit 15
Address
00009F
H
—
—
—
—
—
—
—
R0
bit 14
bit 13
bit 12
bit 11
bit 10
bit 9
bit 8
—
—
—
—
—
—
—
R/W
Initial value
XXXXXXX0
B
R/W: Readable and writable
— : Undefined bits (read value undefined)
Note: Upon a reset, an interrupt is cancelled.
Delayed interrupt factor generation/
cancellation register (DIRR)
*: Interrupt number
—
S factor
R latch
—
—
—
—
—
—
R0
Internal data bus
Interrupt request signal
#42*
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB90523 | Quadruple 2-Input Positive-NAND Gates 20-LCCC -55 to 125 |
| MB90523PFF | 16-bit Proprietary Microcontroller |
| MB90523PFV | 16-bit Proprietary Microcontroller |
| MB90V590A | 16-bit Proprietary Microcontroller |
| MB90591 | Circular Connector; MIL SPEC:MIL-C-26482, Series I, Solder; Body Material:Aluminum; Series:PT06; No. of Contacts:26; Connector Shell Size:16; Connecting Termination:Solder; Circular Shell Style:Straight Plug; Gender:Female |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB90523 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90523A | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90523APFF | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90523APFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90523B | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
發(fā)布緊急采購，3分鐘左右您將得到回復。