參數(shù)資料
型號(hào)： MB90497GPMC
元件分類： 微控制器/微處理器
英文描述： 16-BIT, MROM, 16 MHz, MICROCONTROLLER, PQFP64
封裝： 12 X 12 MM, 1.70 MM HEIGHT, 0.65 MM PITCH, PLASTIC, LFQFP-64
文件頁(yè)數(shù)： 55/96頁(yè)
文件大?。?/td> 2317K
代理商： MB90497GPMC
MB90495G Series
DS07-13713-6E
59
13. ROM Correction Function
In the case that the address of the instruction after the one that a program is currently processing matches the
address configured in the detection address configuration register, the program forces the next instruction to be
processed into an INT9 instruction, and branches to the interrupt process program. Since processing can be
conducted using INT9 interrupts, programs can be repaired using batch processing.
Overview of the ROM Correction Function
The address of the instruction after the one that a program is currently processing is always stored in an
address latch via the internal data bus. ROM correction constantly compares the address stored in the address
latch with the one configured in the detection address configuration register. If the two compared addresses
match, the CPU forcibly changes this instruction into an INT9 instruction, and executes an interrupt processing
program.
There are two detection address configuration registers : PADR0 and PADR1. Each register provides an
interrupt enable bit. This allows you to individually configure each register to enable/prohibit the generation of
interrupts when the address stored in the address latch matches the one configured in the detection address
configuration register.
ROM Correction Block Diagram
Address latch
Stores value of address output to internal data bus.
Address detection control register (PACSR)
Set this register to enable/prohibit interrupt output when an address match is detected.
Detection address configuration register (PADR0, PADR1)
Configure an address with which to compare the address latch value.
AD1E
AD0E
PADR1 (24-bit)
PADR0 (24-bit)
PACSR
Inter
nal
data
b
us
Address latch
Detection address configuration register 0
Detection address configuration register 1
Re-
served
Re-
served
Re-
served
Re-
served
Re-
served
Re-
served
Address detection control register (PACSR)
Compar
ator
INT9 instruction
(INT9 interrupt generation)
Reserved : Make sure this is always set to “01”
相關(guān)PDF資料
PDF描述
MB90F497GPF 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP64
MB90F498GPMC 16-BIT, FLASH, 16 MHz, MICROCONTROLLER, PQFP64
MB90802SPF-G 16-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP100
MB90803PF 16-BIT, MROM, 25 MHz, MICROCONTROLLER, PQFP100
MB90822PFV 16-BIT, MROM, 24 MHz, MICROCONTROLLER, PQFP80
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB90520A 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller
MB90520B 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller
MB90522 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller
MB90522A 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller
MB90522APFF 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*