- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377918 > MB90495G (Fujitsu Limited) 16-bit Proprietary Microcontroller CMOS PDF資料下載
參數(shù)資料
| 型號(hào)： | MB90495G |
| 廠商： | Fujitsu Limited |
| 英文描述： | 16-bit Proprietary Microcontroller CMOS |
| 中文描述： | 16位微控制器專有的CMOS |
| 文件頁(yè)數(shù)： | 49/92頁(yè) |
| 文件大?。?/td> | 450K |
| 代理商： | MB90495G |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)當(dāng)前第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)第57頁(yè)第58頁(yè)第59頁(yè)第60頁(yè)第61頁(yè)第62頁(yè)第63頁(yè)第64頁(yè)第65頁(yè)第66頁(yè)第67頁(yè)第68頁(yè)第69頁(yè)第70頁(yè)第71頁(yè)第72頁(yè)第73頁(yè)第74頁(yè)第75頁(yè)第76頁(yè)第77頁(yè)第78頁(yè)第79頁(yè)第80頁(yè)第81頁(yè)第82頁(yè)第83頁(yè)第84頁(yè)第85頁(yè)第86頁(yè)第87頁(yè)第88頁(yè)第89頁(yè)第90頁(yè)第91頁(yè)第92頁(yè)
MB90495G Series
8.
Delayed Interrupt Generation Module
The delayed interrupt generation module generates interrupts for switching tasks.
This module can be used to generate hardware interrupts from the software.
Overview of the Delayed Interrupt Generation Module
Use the delayed interrupt generation module to generate or cancel hardware interrupts from the software.
Overview of the Delayed Interrupt Generation Module
Delayed Interrupt/Generation Module Block Diagram
Interrupt number
Below is the interrupt number used by the delayed interrupt generation module.
Interrupt number : #42 (2A
H
)
Functions and Control
Interrupt Condition
When the R0 bit of the delayed interrupt request generation/cancel register is
set to 1 (DIRR : R0
=
1) : Generate interrupt request
When the R0 bit of the delayed interrupt request generation/cancel register is
set to 0 (DIRR : R0
=
0) : Cancel interrupt request
#42 (2A
H
)
Interrupt number
Interrupt control
There is no enable setting from the register
Interrupt flag
Stored in bit DIRR : R0
EI
2
OS
Does not support extended intelligent I/O service
R0
S
R
Internal data bus
Delayed interrupt request generation/cancel register
(DIRR)
Interrupt
request latch
Interrupt
request signal
: Undefined
Interrupt request latch:This latch stores the delayed interrupt request generation/cancel register setting
(generates/cancels delayed interrupt requests) .
Delayed interrupt request generation/cancel register (DIRR) :
Generates or cancels delayed interrupt requests.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB90540 | 16-bit Proprietary Microcontroller |
| MB90543GSPF | 16-bit Proprietary Microcontroller |
| MB90543GSPFV | 16-bit Proprietary Microcontroller |
| MB90545 | 16-bit Proprietary Microcontroller |
| MB90545G | 16-bit Proprietary Microcontroller |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB90495G_09 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90497 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller CMOS |
| MB90497G | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90497GPF | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller |
| MB90497GPFM | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:16-bit Proprietary Microcontroller CMOS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。