- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377895 > MB86967 (Fujitsu Limited) LAN Controller with PC Card, ISA Bus, and General-purpose Bus Interfaces PDF資料下載
參數(shù)資料
| 型號： | MB86967 |
| 廠商： | Fujitsu Limited |
| 英文描述： | LAN Controller with PC Card, ISA Bus, and General-purpose Bus Interfaces |
| 中文描述： | 局域網(wǎng)控制器與PC卡，ISA總線和通用總線接口 |
| 文件頁數(shù)： | 33/129頁 |
| 文件大?。?/td> | 1499K |
| 代理商： | MB86967 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁當前第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁第105頁第106頁第107頁第108頁第109頁第110頁第111頁第112頁第113頁第114頁第115頁第116頁第117頁第118頁第119頁第120頁第121頁第122頁第123頁第124頁第125頁第126頁第127頁第128頁第129頁
33
MB86967
10.2 Transmitter Circuits
The transceiver’s transmitter section receives the encoded data from the Manchester encoder and the twisted-
pair network via the TPO circuit. Advanced integrated pulse-shaping produces an output signal that is
predistorted and prefiltered to meet the 10BASE-T jitter template on the TPON and TPOP pins.
During idle periods, the MB86967 transmits link integrity test pulses on the TPO circuit if LINK TEST EN,
BMPR13<5>, is asserted.
10.3 Jabber Control
An on-chip watchdog timer prevents the chip from locking into a continuous transmit mode. When a transmission
exceeds the maximum time limit (specified for the MB86967 as 20 to 150 msec), the watchdog timer disables
the transmit and loopback functions and asserts the JABBER error status bit, DLCR0<3>, generating an interrupt
if so enabled. Before the MB86967 can exit the jabber state, the transmit data circuit must remain idle for between
0.25 and 0.75 seconds.
10.4 SQE Test
The transceiver supports the signal quality error (SQE) test function specified in the standard. After every
successful transmission on the 10BASE-T network, the MB86967 transceiver section transmits the SQE signal
to the controller for 10
±
5 bit times over the internal CI circuit. BMPR15<1> reflects the status of this SQE test.
10.5 Receive Input Circuits
Valid received signals from the twisted-pair network connection (the TPI circuit) pass through on-chip filters to
the data decoder.
An internal intelligent squelch function discriminates noise from link test pulses and valid data streams. The
receiver is activated only by valid data streams above the squelch level and with proper timing. If the differential
signal at the TPI circuit inputs falls below 75% of the threshold level (unsquelched) for eight bit times (typical),
the receiver enters the idle state.
10.6 Data Decoder
The data decoder section performs three functions on the received data: clock recovery, carrier detection, and
Manchester data decoding. Carrier detection is indicated to the receiver section by assertion of the internal
carrier sense signal, which occurs shortly after the received data signals appear. Carrier sense status can be
monitored via DLCR0<6>. Clock recovery and data separation are accomplished by an internal phase-locked
loop. The recovered clock is supplied to the receiver together with the recovered NRZ serial data stream.
10.7 Reverse Polarity
The transceiver polarity reverse circuit uses link pulses and end-of-frame data to determine the polarity of the
received signal. A reversed polarity condition is detected when eight opposite receive link pulses are detected
without receipt of a link pulse of the expected polarity. Reversed polarity is also detected if four frames are
received with a reversed start-of-idle. Whenever polarity is reversed, these two counters are reset to zero. If the
transceiver enters the link fail state and no valid data or link pulses are received within 96 to 128 milliseconds,
polarity resets to the default uninverted condition. If Link Integrity testing is disabled, polarity detection is based
only on received data.
The transceiver automatically corrects reversed polarity. Polarity reversal is reported via BMPR15<3>.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB86967PFV | LAN Controller with PC Card, ISA Bus, and General-purpose Bus Interfaces |
| MB86977 | IP PACKET FORWARDING ENGINE |
| MB86977PFV-G-BND | IP PACKET FORWARDING ENGINE |
| MB86H20 | SmartMPEG |
| MB86H21 | MPEG-2 Decoder with Integrated NDS ICAM |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB86967PFV | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:LAN Controller with PC Card, ISA Bus, and General-purpose Bus Interfaces |
| MB86977 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE |
| MB86977PFV-G-BND | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:IP PACKET FORWARDING ENGINE |
| MB86A21PMC-G-BNDE1 | 制造商:FUJITSU 功能描述: |
| MB86A21PMC-G-JNE1 | 制造商:FUJITSU 功能描述: |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。