- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377895 > MB86942PFV (FUJITSU LTD) Peripheral LSI for SPARClite PDF資料下載
參數(shù)資料
| 型號(hào)： | MB86942PFV |
| 廠商： | FUJITSU LTD |
| 元件分類： | 外設(shè)及接口 |
| 英文描述： | Peripheral LSI for SPARClite |
| 中文描述： | MULTIFUNCTION PERIPHERAL, PQFP144 |
| 封裝： | PLASTIC, QFP-144 |
| 文件頁(yè)數(shù)： | 15/49頁(yè) |
| 文件大小： | 598K |
| 代理商： | MB86942PFV |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)當(dāng)前第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)
15
MB86941/942
6. I/O PORT SIGNALS (16)
7. SIO SIGNALS (4)
Pin symbol
IPD0
IPD1
IPD2
IPD3
IPD4
IPD5
IPD6
IPD7
IPD8
IPD9
IPD10
IPD11
IPD12
IPD13
IPD14
IPD15
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
Pin no.
72
78
84
85
86
87
94
95
96
98
99
103
104
105
106
107
Pin name
Description
I/O Port 0
I/O Port 1
I/O Port 2
I/O Port 3
I/O Port 4
I/O Port 5
I/O Port 6
I/O Port 7
I/O Port 8
I/O Port 9
I/O Port 10
I/O Port 11
I/O Port 12
I/O Port 13
I/O Port 14
I/O Port 15
Signal I/O port
These pins may be used for input or output, as
determined by register setting.
These pins have internal pull-up resistance (MB86941
only).
Pin symbol
I/O
Pin no.
Pin name
Description
SICLK
I/O
114
SIO Clock
This is the input/output pin for the clock signal used for
SIO serial data transfer.
In external clock mode, the clock signal for serial data
transfer is input at this pin.
In internal clock mode, the clock signal from the
internal clock generator is output at this pin.
This pin has internal pull-up resistance (MB86941
only).
SIO Receive Data input pin
This pin receives data input LSB first, synchronously
with the SICLK pin clock signal. This pin has internal
pull-up resistance (MB86941 only).
SIO Transmit Data output pin
This pin outputs data LSB first, synchronously with the
SICLK pin clock signal.
SIO Interrupt Request output pin
SIRXD
I
109
SIO Receive Data
SITXD
O
110
SIO Transmit Data
SIIRQ
O
111
SIO Interrupt Request
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB86960 | NETWORK INTERFACE CONTROLLER with ENCODER/DECODER (NICE) |
| MB86960APF-G | NETWORK INTERFACE CONTROLLER with ENCODER/DECODER (NICE) |
| MB86961A | UNIVERSAL INTERFACE FOR 10BASET |
| MB86961APD-G | UNIVERSAL INTERFACE FOR 10BASET |
| MB86961APF-G | UNIVERSAL INTERFACE FOR 10BASET |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB86950BPD-G | 制造商:FUJITSU 功能描述: |
| MB86960 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:NETWORK INTERFACE CONTROLLER with ENCODER/DECODER (NICE) |
| MB86960APF-G | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:NETWORK INTERFACE CONTROLLER with ENCODER/DECODER (NICE) |
| MB86961A | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:UNIVERSAL INTERFACE FOR 10BASET |
| MB86961APD-G | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:UNIVERSAL INTERFACE FOR 10BASET |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。