- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄377892 > MB8504E032AA-60 (Fujitsu Limited) 4 M×32 BITS Hyper Page Mode DRAM Module(CMOS 4 M×32 位超級(jí)頁(yè)面存取模式動(dòng)態(tài)RAM模塊) PDF資料下載
參數(shù)資料
| 型號(hào)： | MB8504E032AA-60 |
| 廠商： | Fujitsu Limited |
| 英文描述： | 4 M×32 BITS Hyper Page Mode DRAM Module(CMOS 4 M×32 位超級(jí)頁(yè)面存取模式動(dòng)態(tài)RAM模塊) |
| 中文描述： | 4米× 32位超頁(yè)模式內(nèi)存的CMOS（4米× 32位超級(jí)頁(yè)面存取模式動(dòng)態(tài)內(nèi)存模塊） |
| 文件頁(yè)數(shù)： | 8/11頁(yè) |
| 文件大?。?/td> | 367K |
| 代理商： | MB8504E032AA-60 |
8
MB8504E032AA-60/-70
Notes:
*1.
An initial pause (RAS = CAS = V
IH
) of 200
μ
s is required after power-up followed by any eight RAS
-only cycles before proper device operation is achieved. If an internal refresh counter is used, a
minimum of eight CAS- before-RAS initialization cycles are required instead of eight RAS cycles.
AC characteristics assume t
T
= 5 ns.
V
IH
(min) and V
IL
(max) are reference levels for measureing the timing of input signals. Transition times
are measured between V
IH
(min) and V
IL
(max).
Assumes that t
RCD
≤
t
RCD
(max), t
RAD
≤
t
RAD
(max). If t
RCD
is greater than the maximum recommended
value shown in this table, t
RAC
will be increased by the amount that t
RCD
exceeds the value shown.
If t
RCD
≥
t
RCD
(max), t
RAD
≥
t
RAD
(max), and t
ASC
≥
t
AA
- t
CAC
- t
T
, access time is t
CAC
.
If t
RAD
≥
t
RAD
(max) and t
ASC
≥
t
AA
- t
CAC
- t
T
, access time is t
AA
.
Measured with a load equivalent to two TTL loads and 100 pF.
t
OFF
, t
OFR
and t
WEZ
are specified that output buffer change to high impedance state.
Operation within the t
RCD
(max) limit ensures that t
RAC
(max) can be met. t
RCD
(max) is specified as a
reference point only; if t
RCD
is greater than the specified t
RCD
(max) limit, access time is controlled
exclusively by t
CAC
or t
AA
.
t
RCD
(min) = t
RAH
(min)+ 2 t
T
+ t
ASC
(min).
Operation within the t
RAD
(max) limit ensures that t
RAC
(max) can be met. t
RAD
(max) is specified as a
reference point only; if t
RAD
is greater than the specified t
RAD
(max) limit, access time is controlled
exclusively by t
CAC
or t
AA
.
Either t
RRH
or t
RCH
must be satisfied for a read cycle.
t
WCS
is specified as a reference point only. If t
WCS
≥
t
WCS
(min) the data output pin will remain High-Z state
through entire cycle.
t
CPA
is access time from the selection of a new column address (caused by changing CAS from “L” to
“H”). Therefore, if t
CP
become long, t
CPA
also become longer than t
CPA
(max).
Assumes that CAS-before-RAS refresh.
Assumes that test mode function.
*2.
*3.
*4.
*5.
*6.
*7.
*8.
*9.
*10.
*11.
*12.
*13.
*14.
*15.
*16.
*Source: See MB8117405A Data Sheet for details on the electricals.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MB8504E036AA-60 | 4 M×36 BITS Hyper Page Mode DRAM Module(CMOS 4 M×36位快速頁(yè)面存取模式動(dòng)態(tài)RAM模塊) |
| MB8504E036AA-70 | 4 M×36 BITS Hyper Page Mode DRAM Module(CMOS 4 M×36 位超級(jí)頁(yè)面存取模式動(dòng)態(tài)RAM模塊) |
| MB8504S064AC-84 | CMOS 4M×64 Bit Synchronous Dynamic Random Access Memory (SDRAM)(CMOS 4M×64位同步動(dòng)態(tài)RAM) |
| MB8504S064AC-100 | CMOS 4M×64 Bit Synchronous Dynamic Random Access Memory (SDRAM)(CMOS 4M×64位同步動(dòng)態(tài)RAM) |
| MB8504S064AC-67 | CMOS 4M×64 Bit Synchronous Dynamic Random Access Memory (SDRAM)(CMOS 4M×64位同步動(dòng)態(tài)RAM) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MB8508S064CE-100 | 制造商:FUJITSU 制造商全稱:Fujitsu Component Limited. 功能描述:8 M x 64 BIT SYNCHRONOUS DYNAMIC RAM SO-DIMM |
| MB85101BAN | 制造商:MURATA 制造商全稱:Murata Manufacturing Co., Ltd. 功能描述:HIGH FREQUENCY CERAMIC CAPACITORS |
| MB85101BBN | 制造商:MURATA 制造商全稱:Murata Manufacturing Co., Ltd. 功能描述:HIGH FREQUENCY CERAMIC CAPACITORS |
| MB85101CAN | 制造商:MURATA 制造商全稱:Murata Manufacturing Co., Ltd. 功能描述:HIGH FREQUENCY CERAMIC CAPACITORS |
| MB85101CBN | 制造商:MURATA 制造商全稱:Murata Manufacturing Co., Ltd. 功能描述:HIGH FREQUENCY CERAMIC CAPACITORS |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。