參數(shù)資料
型號(hào)： MB814260-70
廠商： Fujitsu Limited
英文描述： CMOS 256K ×16 BIT FAST PAGE MODE DYNAMIC RAM(CMOS 256K ×16 位快速頁(yè)面存取模式動(dòng)態(tài)RAM)
中文描述： 的CMOS 256K × 16位快速頁(yè)面模式的動(dòng)態(tài)隨機(jī)存儲(chǔ)器（的CMOS 256K × 16位快速頁(yè)面存取模式動(dòng)態(tài)內(nèi)存）
文件頁(yè)數(shù)： 5/26頁(yè)
文件大?。?/td> 517K
代理商： MB814260-70
5
MB814260-60/MB814260-70
I
RECOMMENDED OPERATING CONDITIONS
* :Undershoots of up to –2.0 volts with a pulse width not exceeding 20 ns are acceptable.
I
FUNCTIONAL OPERATION
ADDRESS INPUTS
Eighteen input bits are required to decode any sixteen of 4,194,304 cell addresses in the memory matrix. Since
only nine address bits are available, the column and row inputs are separately strobed by LCAS or UCAS and RAS
as shown in Figure 5. First, nine row address bits are input on pins A
0
-through-A
8
and latched with the row address
strobe (RAS) then, nine column address bits are input and latched with the column address strobe ( LCAS or UCAS).
Both row and column addresses must be stable on or before the falling edges of RAS and LCAS or UCAS ,
respectively. The address latches are the flow-through type; thus, address information appearing after t
RAH
(min)+
t
T
is automatically treated as the column address to start select operation of the column decode. Therefore, to have
correct data within t
RAC
, the column address should be input within t
RAD
(max.). If t
RAD
> t
RAD
(max.), the access time
is the later one of either t
AA
or t
CAS
.
WRITE ENABLE
The read or write mode is determined by the logic state of WE. When WE is active Low, a write cycle is initiated;
when WE is High, a read cycle is selected. During the read mode, input data are ignored. When an early write
cycle is executed, the output buffers stay in a high-impedance state during the cycle.
DATA INPUT
Input data are written into memory in either of three basic ways–the early write cycle, the OE (delayed) write cycle,
and the read-modify-write cycle. The falling edge of WE or LCAS/UCAS, whichever is later, serves as the input
data-latch strobe. In the early write cycle, the input data of DQ
1
-DQ
8
are strobed by LCAS and DQ
9
-DQ
16
are strobed
by UCAS and the setup/hold times are referenced to each falling edge of LCAS and UCAS because WE goes Low
before LCAS/UCAS. In the delayed write or read-modify-write cycle, WE goes Low after LCAS/UCAS; thus, input
data is strobed by WE and all setup/hold times are referenced to the falling edge of WE. Since this device is an I/
O common type, when the delayed write or read-modified-write is executed, I/O data have to be controlled by OE.
DATA OUTPUT
The three-state buffers are TTL compatible with a fanout of two TTL loads. Polarity of the output data is identical to
that of the input; the output buffers remain in the high-impedance state until the column address strobe goes Low.
When a read or read-modify-write cycle is executed, valid outputs are obtained under the following conditions:
t
RAC
:
from the falling edge of RAS when t
RCD
(max) is satisfied.
t
CAC
:
from the falling edge of LCAS (for DQ
1
-DQ
8
) UCAS (for DQ
9
-DQ
16
) when t
RCD
is greater than t
RCD
(max).
t
AA
:
from column address input when t
RAD
is greater than t
RAD
(max).
t
OEA
:
from the falling edge of OE when OE is brought Low after t
RAC
, t
CAC
, or t
AA
.
The data remains valid until either LCAS/UCAS or OE returns to a High logic level. When an early write is executed,
the output buffers remain in a high-impedance state during the entire cycle.
Parameter
Notes
Symbol
Min.
Typ.
Max.
Unit
Ambient
Operating Temp
Supply Voltage
V
CC
4.5
5.0
5.5
V
0
°
C to +70
°
C
V
SS
0
0
0
Input High Voltage, all inputs
V
IH
2.4
—
6.5
V
Input Low Voltage, all inputs(*)
V
IL
–0.3
—
0.8
V
Input Low Voltage, DQ(*)
V
ILD
–0.3
—
0.8
V
1
1
1
1
相關(guān)PDF資料
PDF描述
MB814265-60 CMOS 256K ×16 BIT Hyper Page Mode Dynamic RAM(CMOS 256K ×16 位超級(jí)頁(yè)面存取模式動(dòng)態(tài)RAM)
MB814265-70 CMOS 256K ×16 BIT Hyper Page Mode Dynamic RAM(CMOS 256K ×16 位超級(jí)頁(yè)面存取模式動(dòng)態(tài)RAM)
MB814400A-60 CMOS 4 M ×1 BIT Fast Page Mode DRAM(CMOS 4M ×1 位快速頁(yè)面存取模式動(dòng)態(tài)RAM)
MB814400A-70 CMOS 4 M ×1 BIT Fast Page Mode DRAM(CMOS 4M ×1 位快速頁(yè)面存取模式動(dòng)態(tài)RAM)
MB814400A-80 CMOS 4 M ×1 BIT Fast Page Mode DRAM(CMOS 4M ×1 位快速頁(yè)面存取模式動(dòng)態(tài)RAM)
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MB814400C-70PJN 制造商:FUJITSU 功能描述:Dynamic RAM, Fast Page, 1M x 4, 26 Pin, Plastic, SOJ
MB814405D-60PJN 制造商:FUJITSU Component Ltd 功能描述:
MB8146112 制造商:FUJITSU 功能描述:*
MB81461-12PSZ 制造商:FUJITSU 功能描述:VRAM, FAST PAGE, 64KX4, 24 Pin, Plastic, ZIP
MB81461B-12 制造商:FUJITSU 功能描述: 制造商:FUGITSU 功能描述:81461B-12 制造商:FUJITSU 功能描述:81461B-12
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*