參數(shù)資料
型號: MAX9850ETI+TG47
廠商: Maxim Integrated Products
文件頁數(shù): 7/36頁
文件大小: 0K
描述: IC AMP AUDIO HDPHN STER 28WQFN
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標準包裝: 2,500
系列: DirectDrive®
類型: AB 類
輸出類型: 耳機,2-通道(立體聲)
在某負載時最大輸出功率 x 通道數(shù)量: 95mW x 2 @ 16 歐姆
電源電壓: 1.8 V ~ 3.6 V
特點: DAC,消除爆音,數(shù)字輸入,I²C,I²S,線路級輸入和輸出,靜音,關(guān)機,音量控制
安裝類型: 表面貼裝
供應(yīng)商設(shè)備封裝: 28-TQFN-EP(5x5)
封裝/外殼: 28-WFQFN 裸露焊盤
包裝: 帶卷 (TR)
requires only two small ceramic capacitors (0.47F and
2.2F), conserving board space, reducing cost,
improving the frequency response, and THD of the
headphone amplifier. In addition to the cost and size
disadvantages, the DC-blocking capacitors required by
conventional headphone amplifiers limit low-frequency
response and decrease PSRR performance. Some
dielectrics can significantly distort the audio signal.
Volume Control
Program VOL(5:0) in the volume register (register 0x2,
bits B5–B0) to set the volume attenuation of the head-
phone amplifiers. Program VOL(5:0) to 0x00 for full vol-
ume. Minimum volume occurs at VOL(5:0) greater than
or equal to 0x28. VMN in the status A register (register
0x0, bit B3) sets to 1 when the MAX9850 output is pro-
grammed to and reaches volume step 0x3F. Figure 1
shows the attenuation profile for each VOL(5:0) value.
Volume Slew, Zero-Crossing Detect, and Mute
Set SLEW = 1 in the volume register (register 0x2, bit
B6) to enable the volume slew circuit. When SLEW = 1
headphone amplifier volume changes will slew
between programmed levels smoothly. Set the volume
slew rate with SR(1:0) in the charge-pump register
(register 0x7, bits B7 and B6). Table 1 lists the volume
slew-rate settings for each value of SR(1:0).
Set ZDEN = 1 in the general-purpose register (register
0x3, bit B0) to force volume changes and headphone
amplifier muting to occur when the audio signal is at its
zero crossing. For optimal performance, set SR(1:0) to
01. This zero-crossing detection reduces audible
clicks/pops caused when transitioning or slewing
between volume levels.
Set MUTE = 1 in the volume register (register 0x2, bit
B7) to mute the headphone amplifiers. The mute func-
tion is independent of the volume control. The pro-
grammed volume settings are not reset when mute is
enabled. With the zero-crossing detection and volume
slew enabled, the Mute command mutes the output
after the first zero crossing or after a 200ms timeout
(SR = 01).
Mono Mode
Set MONO = 1 in the general-purpose register (register
0x3, bit B2) to enable mono mode. In mono mode, HPR
is disabled, the left and right audio channels are
summed and output on HPL. The 6dB attenuation
ensures that the summed signal amplitude does not
overdrive headphone amplifiers. SMONO in the status B
register (register 0x1, bit B4) sets to 1 when the
MAX9850 is in mono mode.
Configuring the Headphone and Line Outputs
Set HPEN and LNOEN in the enable register (register
0x5, bits B3 and B2) equal to 1 to enable the head-
phone outputs (HPR and HPL). Set HPEN or LNOEN =
0 to disable the headphone outputs.
The headphone amplifier inputs are driven from the out-
puts of the line amplifier. Disabling the line out by setting
LNOEN = 0 in the enable register (register 0x5, bit B2),
deprives the headphone amplifiers of an input signal and
disables the headphone outputs (HPR and HPL).
The internal charge pump must be enabled to operate
the headphone and line outputs. Enable the charge
pump by programming CPEN(1:0) = 11 in the enable
register (register 0x5, bits B5 and B4). See the Charge
Pump section for more details.
Headphone Sense Input (HPS)
The headphone sense input (HPS) monitors the head-
phone jack, and automatically disables the headphone
amplifiers based upon the voltage applied at HPS. For
automatic headphone detection, connect HPS to the
MAX9850
Stereo Audio DAC with DirectDrive
Headphone Amplifier
______________________________________________________________________________________
15
VOL(5:0) CODE
HEADPHONE
ATTENUATION
(dB)
56
48
32
40
16
24
8
-110
-100
-90
-80
-70
-60
-50
-40
-30
-20
-10
0
10
-120
064
Figure 1. Headphone Amplifier Attenuation Profile
Table 1. Slew-Rate Settings
TYPICAL VOLUME SLEW RATE
SR1
SR0
FROM FULL
VOLUME TO MUTE
FROM FULL
VOLUME TO
VMN = 1 (ms)
0
63s
0.1
0
1
125ms
200
1
0
63ms
100
1
42ms
67
相關(guān)PDF資料
PDF描述
LTC1406CGN IC A/D CONV 8BIT SAMPLING 24SSOP
VE-B24-IX-B1 CONVERTER MOD DC/DC 48V 75W
MS27656E17F6B CONN HSG RCPT 6POS WALL MT SCKT
MAX9736DETJ+T IC AMP CLASS D HIGH PWR 32TQFN
VI-J2N-MX CONVERTER MOD DC/DC 18.5V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX9850EVCMOD2 制造商:Maxim Integrated Products 功能描述:STEREO AUDIO DAC WITH DIRECTDRIVE HEADPHONE A - Rail/Tube
MAX9850EVCMOD2# 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC MAX9850 Evaluation System/Evaluation Kit RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
MAX9850EVKIT 制造商:Maxim Integrated Products 功能描述:STEREO AUDIO DAC WITH DIRECTDRIVE HEADPHONE A - Bulk
MAX9850EVKIT# 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC MAX9850 Evaluation System/Evaluation Kit RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
MAX9851ETM+ 功能描述:接口—CODEC Stereo Audio CODEC w/DirectDrive Amp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel