參數(shù)資料
型號: MAX9850ETI+TG47
廠商: Maxim Integrated Products
文件頁數(shù): 18/36頁
文件大?。?/td> 0K
描述: IC AMP AUDIO HDPHN STER 28WQFN
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 2,500
系列: DirectDrive®
類型: AB 類
輸出類型: 耳機,2-通道(立體聲)
在某負(fù)載時最大輸出功率 x 通道數(shù)量: 95mW x 2 @ 16 歐姆
電源電壓: 1.8 V ~ 3.6 V
特點: DAC,消除爆音,數(shù)字輸入,I²C,I²S,線路級輸入和輸出,靜音,關(guān)機,音量控制
安裝類型: 表面貼裝
供應(yīng)商設(shè)備封裝: 28-TQFN-EP(5x5)
封裝/外殼: 28-WFQFN 裸露焊盤
包裝: 帶卷 (TR)
General-Purpose Register
GPIO Output Mode Control (GM(1:0))
00 = GPIO outputs low.
01 = GPIO is high impedance.
10 = GPIO outputs low and the ALERT output pulse
function is enabled.
11 = GPIO is high impedance and the ALERT output
pulse function is enabled.
GM(1:0) programs the GPIO output state and enables
or disables the ALERT output pulse function. The open-
drain GPIO output can be programmed to output static
high or a low. GPIO can also be programmed to pulse
to the opposite output level than the programmed out-
put state when an alert occurs. An alert occurs when
ALERT sets to 1 in the status A register. GM(1:0) has no
function when GPIO is configured as an input.
GPIO Direction (GPD)
1 = Configure GPIO as an open-drain output.
0 = Configure GPIO as an input.
The state of GPD determines whether GPIO is an input
or an output.
Debounce Delay Control (DBDEL(1:0))
00 = HPS debounce delay disabled.
01 = HPS debounce delay is a nominal 200ms.
10 = HPS debounce delay is a nominal 400ms.
11 = HPS debounce delay is a nominal 800ms.
DBDEL(1:0) controls the length of HPS debounce time.
The debounce time is derived from the charge-pump
clock.
Mono Mode Enable (MONO)
1 = Enable mono mode.
0 = Disable mono mode, headphone outputs in stereo
mode.
Set MONO = 1 to force the headphone outputs to mono
mode. The stereo input signal is summed to one chan-
nel. The summed signal is output on the left headphone
output (HPL).
Zero-Detect Enable (ZDEN)
1 = Enables the zero-detect function.
0 = Disables the zero-detect function.
Volume changes, headphone output muting, and enter-
ing/exiting shutdown occur only on the zero crossing of
the audio signal when ZDEN = 1. For optimum perfor-
mance, set SR(1:0) to 01.
Interrupt Enable Register
Note: Any of the below interrupts can be configured to
trigger a hardware interrupt through GPIO. Program
GPD and GM(1:0) in the general-purpose register to
enable the ALERT output pulse function.
SGPIO Interrupt Enable (ISGPIO)
1 = A state change on SGPIO, when GPIO is an input,
will cause ALERT to set to 1.
0 = A state change on SGPIO, when GPIO is an input,
will not cause ALERT to set.
ISGPIO = 1 configures the MAX9850 to set ALERT = 1
when SGPIO changes state. The interrupt may only be
enabled when GPIO is an input.
PLL Lock Interrupt Enable (ILCK)
1 = A state change on LCK will cause ALERT to set to 1.
0 = A state change on LCK will not cause ALERT to set.
ILCK = 1 configures the MAX9850 to set ALERT = 1
when the DAC’s internal PLL loses or achieves frequen-
cy lock with LRCLK. Program GM(1:0), while GPD = 1,
to configure GPIO as a hardware interrupt to alert a C
when LCK changes state.
SHPS Interrupt Enable (ISHPS)
1 = A state change on SHPS will cause ALERT to set to 1.
0 = A state change on SHPS will not cause ALERT to set.
ISHPS = 1 configures the MAX9850 to set ALERT = 1
when SHPS changes state.
Volume at Minimum Interrupt Enable (IVMN)
1 = A state change on VMN will cause ALERT to set to 1.
0 = A state change on VMN will not cause ALERT to set.
IVMN = 1 configures the MAX9850 to set ALERT = 1
when the headphone amplifier is programmed to and
reaches its minimum output volume. Program GM(1:0),
while GPD = 1, to configure GPIO as a hardware interrupt
to alert a C when the headphone output volume is pro-
grammed to and reaches its minimum volume.
MAX9850
Stereo Audio DAC with DirectDrive
Headphone Amplifier
______________________________________________________________________________________
25
Table 14. General Purpose (0x3)
Read/Write, Bit Descriptions
B7
B6
B5
B4
B3
B2
B1
B0
GM(1:0)
GPD
DBDEL(1:0)
MONO
0
ZDEN
Table 15. Interrupt Enable (0x4)
Read/Write, Bit Descriptions
B7
B6
B5
B4
B3
B2
B1
B0
0
ISGPIO
ILCK
ISHPS
IVMN
00
IIOH
相關(guān)PDF資料
PDF描述
LTC1406CGN IC A/D CONV 8BIT SAMPLING 24SSOP
VE-B24-IX-B1 CONVERTER MOD DC/DC 48V 75W
MS27656E17F6B CONN HSG RCPT 6POS WALL MT SCKT
MAX9736DETJ+T IC AMP CLASS D HIGH PWR 32TQFN
VI-J2N-MX CONVERTER MOD DC/DC 18.5V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX9850EVCMOD2 制造商:Maxim Integrated Products 功能描述:STEREO AUDIO DAC WITH DIRECTDRIVE HEADPHONE A - Rail/Tube
MAX9850EVCMOD2# 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC MAX9850 Evaluation System/Evaluation Kit RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
MAX9850EVKIT 制造商:Maxim Integrated Products 功能描述:STEREO AUDIO DAC WITH DIRECTDRIVE HEADPHONE A - Bulk
MAX9850EVKIT# 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC MAX9850 Evaluation System/Evaluation Kit RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
MAX9851ETM+ 功能描述:接口—CODEC Stereo Audio CODEC w/DirectDrive Amp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel