Set LSF = 0 to conform " />
參數(shù)資料
型號: MAX9850ETI+TG47
廠商: Maxim Integrated Products
文件頁數(shù): 21/36頁
文件大?。?/td> 0K
描述: IC AMP AUDIO HDPHN STER 28WQFN
產(chǎn)品培訓(xùn)模塊: Lead (SnPb) Finish for COTS
Obsolescence Mitigation Program
標(biāo)準(zhǔn)包裝: 2,500
系列: DirectDrive®
類型: AB 類
輸出類型: 耳機(jī),2-通道(立體聲)
在某負(fù)載時(shí)最大輸出功率 x 通道數(shù)量: 95mW x 2 @ 16 歐姆
電源電壓: 1.8 V ~ 3.6 V
特點(diǎn): DAC,消除爆音,數(shù)字輸入,I²C,I²S,線路級輸入和輸出,靜音,關(guān)機(jī),音量控制
安裝類型: 表面貼裝
供應(yīng)商設(shè)備封裝: 28-TQFN-EP(5x5)
封裝/外殼: 28-WFQFN 裸露焊盤
包裝: 帶卷 (TR)
MAX9850
Least Significant Bit First (LSF)
1 = Accepts audio data LSB first.
0 = Accepts audio data MSB first.
Set LSF = 0 to conform to the I2S standard.
SDIN Delay (DLY)
1 = Audio data is latched into the MAX9850 on the sec-
ond rising BCLK edge after LRCLK transitions.
0 = Audio data is latched into the MAX9850 on the first
rising BCLK edge after LRCLK transitions
Set DLY = 1 to conform to the I2S standard.
Right-Justified Data (RTJ)
1 = Audio data is right justified.
0 = Audio data is left justified.
I2S data is left justified. Set RTJ = 0 to conform to the
I2S standard.
Word Length Select (WS(1:0))
00 = Audio data word length is 16 bits.
01 = Audio data word length is 18 bits.
10 = Audio data word length is 20 bits.
11 = Audio data word length is 24 bits.
Program WS(1:0) to select the input data word length.
Programming the audio data word length ensures that
the correct number of BCLK cycles are output to
accommodate the incoming data word.
Digital Audio Interface
The MAX9850 receives serial digital audio data through a
3-wire interface. The data can be right or left justified,
MSB or LSB first, or I2S compatible. The 3-wire serial bus
carries two time-multiplexed audio data channels (SDIN),
a channel-select line (LRCLK), and a bit clock line
(BCLK). The configuration of the audio interface is con-
trolled with the digital audio register, see Table 20.
Typical digital audio formats, and the required digital
audio register code, are listed in Table 21. Figure 4 illus-
trates the difference between right justified, left justified,
and I2S compatible audio data.
The MAX9850 generates the BCLK and the LRCLK from
ICLK when in master mode, see the Internal Timing sec-
tion. In slave mode, the MAX9850 accepts an LRCLK and
BCLK from an external digital audio source.
The MAX9850 can accept right- or left-justified data when
operating in slave mode with extra BCLK pulses beyond
what is programmed by the WS(1:0) bits. When using the
I2S standard, audio data MSBit must latch into SDIN on
the second BCLK rising edge following an LRCLK transi-
tion. See Figure 4 for the various relationships between
clock and data that are supported by the MAX9850.
The MAX9850 can be configured to accept 16, 18, 20,
or 24-bit data. The MAX9850 generates exactly the pro-
grammed number of BCLK cycles when in master
mode. Program the audio data word size with WS(1:0)
(register 0xA, bit B0 and B1) according to Table 22 to
ensure that the MAX9850 outputs the correct number of
BCLK cycles to accommodate the input word.
The internal digital processing resolution is 18 bits
wide. Data words longer than 18 bits will be truncated.
Zeros are internally programmed into the missing bit
positions when the data word is shorter than the pro-
grammed word size.
I2C-Compatible Serial Interface
The MAX9850 features an I2C/SMBus-compatible, 2-
wire serial interface consisting of a serial data line
(SDA) and a serial clock line (SCL). SDA and SCL facili-
tate communication between the MAX9850 and the
master at clock rates up to 400kHz. Figure 5 shows the
2-wire interface timing diagram. The master generates
SCL and initiates data transfer on the bus.
A master device writes data to the MAX9850 by trans-
mitting the proper slave address followed by the regis-
ter address and then the data word. Each transmit
sequence is framed by a START (S) or REPEATED
START (Sr) condition and a STOP (P) condition. Each
word transmitted to the MAX9850 is 8 bits long and is
followed by an acknowledge clock pulse.
Stereo Audio DAC with DirectDrive
Headphone Amplifier
28
______________________________________________________________________________________
Table 22. Audio Data Word Size
WS(1:0)
DATA WORD SIZE (BITS)
0x0
16
0x1
18
0x2
20
0x3
24
SMBus is a trademark of Intel Corp.
Table 21. Typical Digital Audio Formats
FORMAT
DIGITAL AUDIO REGISTER
CODE (0xA)
Left-Justified Audio Data
X0000000
Right-Justified Audio Data
X0000100
I2S-Compatible Audio Data
X0001000
相關(guān)PDF資料
PDF描述
LTC1406CGN IC A/D CONV 8BIT SAMPLING 24SSOP
VE-B24-IX-B1 CONVERTER MOD DC/DC 48V 75W
MS27656E17F6B CONN HSG RCPT 6POS WALL MT SCKT
MAX9736DETJ+T IC AMP CLASS D HIGH PWR 32TQFN
VI-J2N-MX CONVERTER MOD DC/DC 18.5V 75W
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
MAX9850EVCMOD2 制造商:Maxim Integrated Products 功能描述:STEREO AUDIO DAC WITH DIRECTDRIVE HEADPHONE A - Rail/Tube
MAX9850EVCMOD2# 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC MAX9850 Evaluation System/Evaluation Kit RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
MAX9850EVKIT 制造商:Maxim Integrated Products 功能描述:STEREO AUDIO DAC WITH DIRECTDRIVE HEADPHONE A - Bulk
MAX9850EVKIT# 功能描述:音頻數(shù)/模轉(zhuǎn)換器 IC MAX9850 Evaluation System/Evaluation Kit RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量: 分辨率:16 bit 接口類型:I2S, UBS 轉(zhuǎn)換速率: 信噪比:98 dB 工作電源電壓:5 V DAC 輸出端數(shù)量:2 工作溫度范圍:- 25 C to + 85 C 電源電流:23 mA 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:TQFP-32 封裝:Reel
MAX9851ETM+ 功能描述:接口—CODEC Stereo Audio CODEC w/DirectDrive Amp RoHS:否 制造商:Texas Instruments 類型: 分辨率: 轉(zhuǎn)換速率:48 kSPs 接口類型:I2C ADC 數(shù)量:2 DAC 數(shù)量:4 工作電源電壓:1.8 V, 2.1 V, 2.3 V to 5.5 V 最大工作溫度:+ 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體:DSBGA-81 封裝:Reel