- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄10821 > MAX5891EGK+TD (Maxim Integrated Products)IC DAC 16BIT LVDS 600MSPS 68-QFN PDF資料下載
參數(shù)資料
| 型號： | MAX5891EGK+TD |
| 廠商： | Maxim Integrated Products |
| 文件頁數(shù)： | 3/16頁 |
| 文件大?。?/td> | 0K |
| 描述： | IC DAC 16BIT LVDS 600MSPS 68-QFN |
| 產(chǎn)品培訓模塊： | Lead (SnPb) Finish for COTS Obsolescence Mitigation Program |
| 標準包裝： | 2,500 |
| 設(shè)置時間： | 11ns |
| 位數(shù)： | 16 |
| 數(shù)據(jù)接口： | 并聯(lián) |
| 轉(zhuǎn)換器數(shù)目： | 1 |
| 電壓電源： | 模擬和數(shù)字 |
| 功率耗散（最大）： | 301mW |
| 工作溫度： | -40°C ~ 85°C |
| 安裝類型： | 表面貼裝 |
| 封裝/外殼： | 68-VFQFN 裸露焊盤 |
| 供應商設(shè)備封裝： | 68-QFN 裸露焊盤（10x10） |
| 包裝： | 帶卷 (TR) |
| 輸出數(shù)目和類型： | 2 電流，單極 |
| 采樣率（每秒）： | 600M |
Applications Information
Clock Interface
To achieve the best possible jitter performance, the
MAX5891 features flexible differential clock inputs
(CLKP, CLKN) that operate from a separate clock
power supply (AVCLK). Use a low-jitter clock to reduce
the DAC’s phase noise and wideband noise. To
achieve the best DAC dynamic performance, the
CLKP/CLKN input source must be designed carefully.
The differential clock (CLKN and CLKP) input can be
driven from a single-ended or a differential clock
source. Use differential clock drive to achieve the best
dynamic performance from the DAC. For single-ended
operation, drive CLKP with a low noise source and
bypass CLKN to CGND with a 0.1F capacitor.
Figure 4 shows a convenient and quick way of applying
a differential signal created from a single-ended source
using a wideband transformer. Alternatively, drive
CLKP/CLKN from a CMOS-compatible clock source.
Use sinewave or AC-coupled differential ECL/PECL
drive for best dynamic performance.
Differential Output Coupling Using a
Wideband RF Transformer
Use a pair of transformers (Figure 5) or a differential
amplifier configuration to convert the differential voltage
existing between OUTP and OUTN to a single-ended
voltage. Optimize the dynamic performance by using a
differential transformer-coupled output and limit the out-
put power to < 0dBm full scale. To achieve the best
dynamic performance, use the differential transformer
configuration. Terminate the DAC as shown in Figure 5,
and use 50
Ω termination at the transformer single-
ended output. This will provide double 50
Ω termination
for the DAC output network. With the double-terminated
output and 20mA full-scale current, the DAC will pro-
duce a full-scale signal level of approximately -2dBm.
Pay close attention to the transformer core saturation
characteristics when selecting a transformer for the
MAX5891. Transformer core saturation can introduce
strong 2nd-order harmonic distortion especially at low
output frequencies and high signal amplitudes. For best
results, connect the center tap of the transformer to
ground. When not using a transformer, terminate each
DAC output to ground with a 25
Ω resistor. Additionally,
place a 50
Ω resistor between the outputs (Figure 6).
For a single-ended unipolar output, select OUTP as the
output and connect OUTN to AGND. Operating the
MAX5891 single-ended is not recommended because
it degrades the dynamic performance.
The distortion performance of the DAC depends on the
load impedance. The MAX5891 is optimized for 50
Ω
differential double termination. Using higher termination
impedance degrades distortion performance and
increases output noise voltage.
MAX5891
16-Bit, 600Msps, High-Dynamic-Performance
DAC with LVDS Inputs
______________________________________________________________________________________
11
WIDEBAND RF TRANSFORMER
PERFORMS SINGLE-ENDED-TO-
DIFFERENTIAL CONVERSION
SINGLE-ENDED
CLOCK SOURCE
AGND
1:1
25
Ω
25
Ω
CLKP
CLKN
TO DAC
0.1
μF
0.1
μF
Figure 4. Differential Clock-Signal Generation
MAX5891
OUTP
OUTN
WIDEBAND RF TRANSFORMER T2 PERFORMS THE
DIFFERENTIAL-TO-SINGLE-ENDED CONVERSION
T1, 1:1
T2, 1:1
AGND
50
Ω
100
Ω
50
Ω
VOUT, SINGLE-ENDED
D0–D15
LVDS
DATA INPUTS
Figure 5. Differential-to-Single-Ended Conversion Using a Wideband RF Transformer
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| MAX5888EGK+TD | IC DAC 16BIT 3.3V 500MSPS 68-QFN |
| MCP6541UT-E/OT | IC COMP PSH-PLL 1.6V SGL SOT23-5 |
| JKXER1G08FSSDSR | CONN RCPT 8POS PANEL MT SOLDER |
| MX7228KEWG+T | IC DAC 8BIT OCTAL 24-SOIC |
| MAX525BEPP+ | IC DAC 12BIT QUAD LP 20-DIP |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| MAX5891EVKIT | 功能描述:數(shù)模轉(zhuǎn)換器- DAC MAX5889/MAX5890/MAX5891 Evaluation Kits RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX5891EVKIT# | 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX5893EGK+D | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 12-Bit 2Ch 500Msps DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX5893EGK+TD | 功能描述:數(shù)模轉(zhuǎn)換器- DAC 12-Bit 2Ch 500Msps DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
| MAX5893EGK-D | 功能描述:數(shù)模轉(zhuǎn)換器- DAC RoHS:否 制造商:Texas Instruments 轉(zhuǎn)換器數(shù)量:1 DAC 輸出端數(shù)量:1 轉(zhuǎn)換速率:2 MSPs 分辨率:16 bit 接口類型:QSPI, SPI, Serial (3-Wire, Microwire) 穩(wěn)定時間:1 us 最大工作溫度:+ 85 C 安裝風格:SMD/SMT 封裝 / 箱體:SOIC-14 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復。