- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄380303 > M80C186XL10 (Intel Corp.) 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR PDF資料下載
參數(shù)資料
| 型號： | M80C186XL10 |
| 廠商： | Intel Corp. |
| 英文描述： | 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR |
| 中文描述： | 16位高集成嵌入式處理器 |
| 文件頁數(shù)： | 25/59頁 |
| 文件大?。?/td> | 590K |
| 代理商： | M80C186XL10 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁當(dāng)前第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁
M80C186
DMA CHANNELS
The M80C186 DMA controller provides two indepen-
dent high-speed DMA channels. Data transfers can
occur between memory and I/O spaces (e.g., Mem-
ory to I/O) or within the same space (e.g., Memory
to Memory or I/O to I/O). Data can be transferred
either in bytes (8 bits) or in words (16 bits) to or from
even or odd addresses. Each DMA channel main-
tains both a 20-bit source and destination pointer
which can be optionally incremented or decrement-
ed after each data transfer (by one or two depending
on byte or word transfers). Each data transfer con-
sumes 2 bus cycles (a minimum of 8 clocks), one
cycle to fetch data and the other to store data.
DMA Operation
Each channel has six registers in the control block
which define each channel’s specific operation. The
control registers consist of a 20-bit Source pointer (2
words), a 20-bit destination pointer (2 words), a 16-
bit Transfer Counter, and a 16-bit Control Word. The
format of the DMA Control Blocks is shown in Table
13. The Transfer Count Register (TC) specifies the
number of DMA transfers to be performed. Up to
64K byte or word transfers can be performed with
automatic termination. The Control Word defines the
channel’s operation (see Figure 17). All registers
may be modified or altered during any DMA activity.
Any changes made to these registers will be reflect-
ed immediately in DMA operation.
Table 13. DMA Control Block Format
Register Name
Register Address
Ch. 0
Ch. 1
Control Word
Transfer Count
Destination Pointer (upper 4
bits)
Destination Pointer
Source Pointer (upper 4 bits)
Source Pointer
CAH
C8H
C6H
DAH
D8H
D6H
C4H
C2H
C0H
D4H
D2H
D0H
270500–9
Figure 16. DMA Unit Block Diagram
25
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M80C186XL12 | 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR |
| M80C186XL16 | 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR |
| M80C186XL20 | 16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR |
| M80C286 | High Performance CHMOS Microprocessor With Memory Management And Protection(帶存儲管理和保護(hù)高性能16位CHMOS微處理器) |
| M80C287 | 80-Bit CHMOS III Numeric Processor Exetension(80位CHMOS III數(shù)字處理器擴(kuò)展) |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M80C186XL12 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR |
| M80C186XL16 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR |
| M80C186XL20 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-BIT HIGH-INTEGRATION EMBEDDED PROCESSOR |
| M80C196KB | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:16-BIT HIGH PERFORMANCE CHMOS MICROCONTROLLER |
| M80C286 | 制造商:INTEL 制造商全稱:Intel Corporation 功能描述:HIGH PERFORMANCE CHMOS MICROPROCESSOR WITH MEMORY MANAGEMENT AND PROTECTION |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。