- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69017 > M66592WG UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 PDF資料下載
參數(shù)資料
| 型號： | M66592WG |
| 元件分類： | 總線控制器 |
| 英文描述： | UNIVERSAL SERIAL BUS CONTROLLER, PBGA64 |
| 封裝： | 0.80 MM PITCH, FBGA-64 |
| 文件頁數(shù)： | 16/40頁 |
| 文件大?。?/td> | 1583K |
| 代理商： | M66592WG |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁當(dāng)前第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁
M66592F P/W G
Rev 1.00 2004.10.01 page 23 of 125
The DMA0CFG register controls the input/output pins used for the DMA0 interface and the D0FIFO port, and the
DMA1CFG
register controls the input/output pins used for the DMA1 interface and the D1FIFO port.
DMA0 pin configuration register [DMA0CFG]
<Address: 0CH>
DMA1 pin configuration register [DMA1CFG]
<Address: 0EH>
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
0
DREQA BURST
DACKA
DFORM
DENDA PKTM DENDE
OBUS
?
0
-
0
-
0
?
0
-
0
-
0
-
0
-
0
-
0
-
0
-
0
?
0
-
0
?
Bit
Name
Function
S/W
H/W
Note
15 Nothing is placed here. This should be fixed at “0”.
14 DREQA
DREQx_N signal polarity selection
This specifies the active state for the DREQx_N
pin.
0: Low active
1: High active
R/W
R
-
13 BURST
Burst mode
0: Cycle steal transfer
1: Burst transfer
R/W
R
2.5.3
12-11 Nothing is placed here. These should be fixed at “0”.
10 DACKA
DACKx_N signal polarity selection
This specifies the active state for the DACKx_N
pin.
0: Low active
1: High active
R/W
R
-
9-7 DFORM
DMA transfer signal selection
011: Only the DACKx_N signal is used (CPU
bus).
000: The Address signal + the RD_N/WRx_
signals are used (CPU bus).
010: The DACKx_N + the RD_N/WRx_N
signals are used (CPU bus).
100: The DACKx_N signal is used (split bus).
110: The DACK0_N + the DSTB0_N signal are
used (split bus).
001, 101, 111: Reserved
R/W
R
3.4.3.2
*3)
6
DENDA
DEND0_N signal polarity selection
This specifies the active state of the DENDx_N
pin.
0: Low active
1: High active
R/W
R
-
5
PKTM
Packet mode
0: The DENDx_N signal is asserted in transfer
units.
1: The DENDx_N signal is asserted each time
an amount of data corresponding to the buffer
size is transferred.
R/W
R
2.5.3
3.4.3.4
*2)
4
DENDE
DENDx_N signal enabled
0: The DENDx_N signal is disabled (Hi-Z
output).
1: The DENDx_N signal is enabled.
R/W
R
2.5.3
3.4.3.4
3
Nothing is placed here. It should be fixed at “0”.
2
OBUS
OBUS operation disabled
0: The OBUS mode is enabled.
1: The OBUS mode is disabled.
R/W
R
3.5
1-0 Nothing is placed here. These should be fixed at "0”.
Notes
*2) The PKTM bit is valid only when the data receiving direction (reading from the buffer memory) is set. If the
DxFIFO port is being used in the data writing direction, “PKTM=0” should be set.
*3) The “DFORM=110” setting is valid only when the DMA channel 0 is set.
Also, the following should not be set: "DFORM=001”,"DFORM=101” and"DFORM=111”.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M66596FP | UNIVERSAL SERIAL BUS CONTROLLER, PQFP64 |
| M68HC11D3CFB1 | 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PQFP44 |
| M68HC711D0CFN | 8-BIT, 2 MHz, MICROCONTROLLER, PQCC44 |
| M68HC711D0CFB | 8-BIT, 2 MHz, MICROCONTROLLER, PQFP44 |
| M68HC711D3CFB1 | 8-BIT, MROM, 1 MHz, MICROCONTROLLER, PQFP44 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M66592WG#RB0Z | 制造商:Renesas Electronics Corporation 功能描述:USB 2 Peripheral Controller 64-Pin FBGA 制造商:Renesas 功能描述:USB 2 Peripheral Controller 64-Pin FBGA |
| M66596FP | 制造商:Renesas Electronics Corporation 功能描述:USB CONTROLLERS |
| M66596FP#RB0Z | 制造商:Renesas Electronics Corporation 功能描述:MCU - Trays 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Cut Tape 制造商:Renesas Electronics 功能描述:USB Device Controller 64-Pin LQFP Tray 制造商:Renesas 功能描述:USB Device Controller 64-Pin LQFP |
| M66596FPRB0Z | 制造商:Renesas Electronics Corporation 功能描述:USB2.0 Dual Function Controller,LQFP64 |
| M66596WG | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:ASSP (USB2.0 Dual Function Controller) |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。