- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383305 > M5M5Y5672TG-22 (Mitsubishi Electric Corporation) 18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM PDF資料下載
參數(shù)資料
| 型號： | M5M5Y5672TG-22 |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | 18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM |
| 中文描述： | 18874368位（262144 - Word的72位）網(wǎng)絡的SRAM |
| 文件頁數(shù)： | 8/27頁 |
| 文件大?。?/td> | 240K |
| 代理商： | M5M5Y5672TG-22 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁當前第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁
MITSUBISHI LSIs
M5M5Y5672TG – 25,22,20
18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM
8
MITSUBISHI
ELECTRIC
Advanced Information
M5M5Y5672TG REV.0.1
DC OPERATED TRUTH TABLE
Name
Input Status
HIGH or NC
LOW
Operation
Interleaved Burst Sequence
Linear Burst Sequence
LBO#
Note5. LBO# is DC operated pin.
Note6. NC means No Connection.
Note7. See BURST SEQUENCE TABLE about interleaved and Linear Burst Sequence.
BURST SEQUENCE TABLE
(1) Interleaved Burst Sequence (when LBO# = HIGH or NC)
Operation
First access, latch external address
Second access(first burst address)
Third access(second burst address)
Fourth access(third burst address)
(2) Linear Burst Sequence (when LBO# = LOW)
Operation
First access, latch external address
Second access(first burst address)
Third access(second burst address)
Fourth access(third burst address)
Note8. The burst sequence wraps around to its initial state upon completion.
A17~A2
A17~A2
latched A17~A2
latched A17~A2
latched A17~A2
A1,A0
0 , 0
0 , 1
1 , 0
1 , 1
0 , 1
0 , 0
1 , 1
1 , 0
1 , 0
1 , 1
0 , 0
0 , 1
1 , 1
1 , 0
0 , 1
0 , 0
A17~A2
A17~A2
latched A17~A2
latched A17~A2
latched A17~A2
A1,A0
0 , 0
0 , 1
1 , 0
1 , 1
0 , 1
1 , 0
1 , 1
0 , 0
1 , 0
1 , 1
0 , 0
0 , 1
1 , 1
0 , 0
0 , 1
1 , 0
相關PDF資料 |
PDF描述 |
|---|---|
| M5M5Y5672TG-25 | 18874368-BIT(262144-WORD BY 72-BIT) NETWORK SRAM |
| M5M5Y816WG-70HI | 8388608-BIT (524288-WORD BY 16-BIT) CMOS STATIC RAM |
| M5M5Y816WG-85HI | 8388608-BIT (524288-WORD BY 16-BIT) CMOS STATIC RAM |
| M5M82C59AFP | The M5M82C59AFP,-2 is programmable LSI Interupt control |
| M5M82C59AFP-2 | The M5M82C59AFP,-2 is programmable LSI Interupt control |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M5M80011A | 制造商:Mitsubishi Electric 功能描述: |
| M5M82C54P | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:CMOS PROGRAMMABLE INTERVAL TIMER |
| M5M82C54P-6 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:CMOS PROGRAMMABLE INTERVAL TIMER |
| M5M82C55AFP2 | 制造商:Panasonic Industrial Company 功能描述:IC |
| M5M82C59AFP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:The M5M82C59AFP,-2 is programmable LSI Interupt control |
發(fā)布緊急采購，3分鐘左右您將得到回復。