參數(shù)資料
型號(hào): M5M4V64S30ATP-8A
廠商: Mitsubishi Electric Corporation
英文描述: Octal D-Type Edge-Triggered Flip-Flops with 3-State Outputs 20-SOIC -40 to 85
中文描述: 64M號(hào)(4銀行甲2097152字× 8位)同步DRAM
文件頁數(shù): 46/51頁
文件大小: 1161K
代理商: M5M4V64S30ATP-8A
MITSUBISHI LSIs
MITSUBISHI ELECTRIC
A0-9
A10
DQM
A11
Mar98
SDRAM (Rev.1.3)
M5M4V64S20ATP-8A,-8L,-8, -10L, -10
64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
Self-Refresh
/CS
/RAS
/CAS
/WE
CKE
BA0,1
DQ
Self-Refresh Entry
0
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
CLK
Before Self-Refresh Entry,
all banks must be idle state.
X
X
X
0
Self-Refresh Exit
ACT#0
After tRC from Self-Refresh Exit,
all banks are idle state.
tRC
tSRX
CLK can be stopped
CKE must be low to maintain Self-Refresh
46
Italic parameter
indicates minimum case
相關(guān)PDF資料
PDF描述
M5M4V64S30ATP-8L Octal D-Type Edge-Triggered Flip-Flops with 3-State Outputs 20-SOIC -40 to 85
M5M4V64S40ATP-10 64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM
M5M4V64S40ATP-10L 64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM
M5M4V64S40ATP-8 64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM
M5M4V64S40ATP-8A 64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M5M4V64S30ATP-8L 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 2097152-WORD x 8-BIT) Synchronous DRAM
M5M4V64S40ATP-10 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM
M5M4V64S40ATP-10L 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM
M5M4V64S40ATP-8 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM
M5M4V64S40ATP-8A 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM