- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383304 > M5M4V64S30ATP-8A (Mitsubishi Electric Corporation) Octal D-Type Edge-Triggered Flip-Flops with 3-State Outputs 20-SOIC -40 to 85 PDF資料下載
參數(shù)資料
| 型號： | M5M4V64S30ATP-8A |
| 廠商： | Mitsubishi Electric Corporation |
| 英文描述： | Octal D-Type Edge-Triggered Flip-Flops with 3-State Outputs 20-SOIC -40 to 85 |
| 中文描述： | 64M號（4銀行甲2097152字× 8位）同步DRAM |
| 文件頁數(shù)： | 17/51頁 |
| 文件大?。?/td> | 1161K |
| 代理商： | M5M4V64S30ATP-8A |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁當前第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁
MITSUBISHI LSIs
MITSUBISHI ELECTRIC
M5M4V64S20ATP-8A,-8L,-8, -10L, -10
64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
SDRAM (Rev.1.3)
Mar98
WRITE
After tRCD from the bank activation, a WRITE command can be issued. 1st input data is set at the same
cycle as the WRITE. Following (BL -1) data are written into the RAM, when the Burst Length is BL. The
start address is specified by A8-0 (x 8), A9-0 (x 4), and the address sequence of burst data is defined by the
Burst Type. A WRITE command may be applied to any active bank, so the row precharge time (tRP) can be
hidden behind continuous input data by interleaving the multiple banks. From the last input data to the PRE
command, the write recovery time (tWR) is required. When A10 is high at a WRITE command, the auto-
precharge (WRITEA) is performed. Any command (READ, WRITE, PRE, ACT) to the same bank is inhib-
ited till the internal precharge is complete. The internal precharge begins at tWR after the last input data
cycle. The next ACT command can be issued after tRP from the internal precharge timing. The Mode
Register can be programmed for burst read and single write. In this mode the write data is only clocked in
when the WRITE command is issued and the remaining burst length is ignored. The read data burst length
os unaffected while in this mode
Multi Bank Interleaving WRITE (BL=4)
CLK
Command
A0-9
A10
BA0,1
DQ
ACT
Xa
Xa
00
Write
Y
00
Write
Y
0
0
10
Da0
ACT
Xb
Xb
10
0
10
tRCD
tRCD
PRE
A11
Xa
Xb
0
0
00
PRE
0
Da1
Da2
Da3
Db0
Db1
Db2
Db3
WRITE with Auto-Precharge (BL=4)
tWR
CLK
Command
A0-9
A10
BA0,1
DQ
ACT
Xa
Xa
00
Write
Y
1
00
Da0
Da1
Da2
Da3
ACT
Xa
Xa
00
Internal precharge starts
tRCD
tRP
A11
Xa
Xa
17
相關PDF資料 |
PDF描述 |
|---|---|
| M5M4V64S30ATP-8L | Octal D-Type Edge-Triggered Flip-Flops with 3-State Outputs 20-SOIC -40 to 85 |
| M5M4V64S40ATP-10 | 64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM |
| M5M4V64S40ATP-10L | 64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM |
| M5M4V64S40ATP-8 | 64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM |
| M5M4V64S40ATP-8A | 64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M5M4V64S30ATP-8L | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 2097152-WORD x 8-BIT) Synchronous DRAM |
| M5M4V64S40ATP-10 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM |
| M5M4V64S40ATP-10L | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM |
| M5M4V64S40ATP-8 | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM |
| M5M4V64S40ATP-8A | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM |
發(fā)布緊急采購，3分鐘左右您將得到回復。