參數(shù)資料
型號: M5M4V64S30ATP-10L
廠商: Mitsubishi Electric Corporation
英文描述: 64M (4-BANK x 2097152-WORD x 8-BIT) Synchronous DRAM
中文描述: 64M號(4銀行甲2097152字× 8位)同步DRAM
文件頁數(shù): 11/51頁
文件大?。?/td> 1082K
代理商: M5M4V64S30ATP-10L
MITSUBISHI LSIs
MITSUBISHI ELECTRIC
64M (4-BANK x 2097152-WORD x 8-BIT) Synchronous DRAM
SIMPLIFIED STATE DIAGRAM
M5M4V64S30ATP-8A,-8L,-8, -10L, -10
Mar'98
SDRAM (Rev.1.3)
ROW
ACTIVE
IDLE
PRE
CHARGE
AUTO
REFRESH
SELF
REFRESH
MODE
REGISTER
SET
POWER
DOWN
READ
READA
WRITE
WRITEA
READ
SUSPEND
READA
SUSPEND
WRITE
SUSPEND
WRITEA
SUSPEND
POWER
ON
CLK
SUSPEND
CKEL
CKEH
CKEL
CKEH
CKEL
CKEH
CKEL
CKEH
ACT
REFA
REFS
REFSX
CKEL
CKEH
MRS
CKEL
CKEH
WRITE
READ
WRITEA
WRITEA
READA
WRITE
READ
PRE
READA
WRITEA
READA
PRE
PRE
PRE
POWER
APPLIED
Automatic Sequence
Command Sequence
11
TBST (for Full Page)
TBST (for Full Page)
相關(guān)PDF資料
PDF描述
M5M4V64S30ATP-10 Octal D-Type Transparent Latches With 3-State Outputs 20-TSSOP -40 to 85
M5M4V64S30ATP-12 64M (4-BANK x 2097152-WORD x 8-BIT) Synchronous DRAM
M5M4V64S30ATP-8 30V N-Channel PowerTrench MOSFET
M5M4V64S30ATP-8A Octal D-Type Edge-Triggered Flip-Flops with 3-State Outputs 20-SOIC -40 to 85
M5M4V64S30ATP-8L Octal D-Type Edge-Triggered Flip-Flops with 3-State Outputs 20-SOIC -40 to 85
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M5M4V64S30ATP-12 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 2097152-WORD x 8-BIT) Synchronous DRAM
M5M4V64S30ATP-8 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 2097152-WORD x 8-BIT) Synchronous DRAM
M5M4V64S30ATP-8A 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 4194304-WORD x 4-BIT) Synchronous DRAM
M5M4V64S30ATP-8L 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 2097152-WORD x 8-BIT) Synchronous DRAM
M5M4V64S40ATP-10 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:64M (4-BANK x 1048576-WORD x 16-BIT) Synchronous DRAM