- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄383303 > M50LPW116N (意法半導(dǎo)體) 16 Mbit 2Mb x8, Boot Block 3V Supply Low Pin Count Flash Memory PDF資料下載
參數(shù)資料
| 型號： | M50LPW116N |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 16 Mbit 2Mb x8, Boot Block 3V Supply Low Pin Count Flash Memory |
| 中文描述： | 16兆位的2Mb × 8，啟動塊3V電源低引腳數(shù)快閃記憶體 |
| 文件頁數(shù)： | 4/36頁 |
| 文件大?。?/td> | 259K |
| 代理商： | M50LPW116N |
第1頁第2頁第3頁當(dāng)前第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁
M50LPW116
4/36
Table 2. Memory Identification Input Configuration
Memory
Number
ID3
ID2
ID1
ID0
A25
A24
A23
A21
1 (Boot)
V
IL
or floating
V
IL
or floating
V
IL
or floating
V
IL
or floating
1
1
1
1
2
V
IL
or floating
V
IL
or floating
V
IL
or floating
V
IH
1
1
1
0
3
V
IL
or floating
V
IL
or floating
V
IH
V
IL
or floating
1
1
0
1
4
V
IL
or floating
V
IL
or floating
V
IH
V
IH
1
1
0
0
5
V
IL
or floating
V
IH
V
IL
or floating
V
IL
or floating
1
0
1
1
6
V
IL
or floating
V
IH
V
IL
or floating
V
IH
1
0
1
0
7
V
IL
or floating
V
IH
V
IH
V
IL
or floating
1
0
0
1
8
V
IL
or floating
V
IH
V
IH
V
IH
1
0
0
0
9
V
IH
V
IL
or floating
V
IL
or floating
V
IL
or floating
0
1
1
1
10
V
IH
V
IL
or floating
V
IL
or floating
V
IH
0
1
1
0
11
V
IH
V
IL
or floating
V
IH
V
IL
or floating
0
1
0
1
12
V
IH
V
IL
or floating
V
IH
V
IH
0
1
0
0
13
V
IH
V
IH
V
IL
or floating
V
IL
or floating
0
0
1
1
14
V
IH
V
IH
V
IL
or floating
V
IH
0
0
1
0
15
V
IH
V
IH
V
IH
V
IL
or floating
0
0
0
1
16
V
IH
V
IH
V
IH
V
IH
0
0
0
0
Interface Configuration (IC).
The Interface Con-
figuration input selects whether the Low Pin Count
(LPC) or the Address/Address Multiplexed (A/A
Mux) Interface is used. The chosen interface must
be selected before power-up or during a Reset
and, thereafter, cannot be changed. The state of
the Interface Configuration, IC, should not be
changed during operation.
To select the Low Pin Count (LPC) Interface the
Interface Configuration pin should be left to float or
driven Low, V
IL
; to select the Address/Address
Multiplexed (A/A Mux) Interface the pin should be
driven High, V
IH
. An internal pull-down resistor is
included with a value of R
IL
; there will be a leakage
current of I
LI2
through each pin when pulled to V
IH
;
see Table 20.
Interface Reset (RP).
The Interface Reset (RP)
input is used to reset the memory. When Interface
Reset (RP) is set Low, V
IL
, the memory is in Reset
mode: the outputs are put to high impedance and
the current consumption is minimized. When RP is
set High, V
IH
, the memory is in normal operation.
After exiting Reset mode, the memory enters
Read mode.
CPU Reset (INIT).
The CPU Reset, INIT, pin is
used to Reset the memory when the CPU is reset.
It behaves identically to Interface Reset, RP, and
the internal Reset line is the logical OR (electrical
AND) of RP and INIT.
Clock (CLK).
The Clock, CLK, input is used to
clock the signals in and out of the Input/Output
Communication Pins, LAD0-LAD3. The Clock
conforms to the PCI specification.
Top Block Lock (TBL).
The Top Block Lock
input is used to prevent the Top Block (Block 49)
from being changed. When Top Block Lock, TBL,
is set Low, V
IL
, Program and Block Erase
operations in the Top Block have no effect,
regardless of the state of the Lock Register. When
Top Block Lock, TBL, is set High, V
IH
, the
protection of the Block is determined by the Lock
Register. The state of Top Block Lock, TBL, does
not affect the protection of the other Blocks
(Blocks 0 to 48).
Top Block Lock, TBL, must be set prior to a Pro-
gram or Block Erase operation is initiated and
must not be changed until the operation completes
or unpredictable results may occur. Care should
be taken to avoid unpredictable behavior by
changing TBL during Program or Erase Suspend.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M50LPW116N1T | 16 Mbit 2Mb x8, Boot Block 3V Supply Low Pin Count Flash Memory |
| M50LPW116N5T | 16 Mbit 2Mb x8, Boot Block 3V Supply Low Pin Count Flash Memory |
| M51131L | 2 CHANNEL ELECTRONIC VOLUME BALANCE |
| M51354AP | TV IF SYSTEM |
| M51391ASP | PAL/NTSC VIDEO CHROMA DEFLECTION |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M50LPW116N1 | 功能描述:閃存 3.0V 16M (2Mx8) RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構(gòu):256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| M50LPW116N1T | 制造商:Micron Technology Inc 功能描述:FLASH PARALLEL/SERL 3V/3.3V 16MBIT 2MX8 40TSOP - Tape and Reel |
| M50LPW116N5G | 功能描述:閃存 16 MBIT 3V SUPPLY RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構(gòu):256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
| M50LPW116N5T | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:16 Mbit 2Mb x8, Boot Block 3V Supply Low Pin Count Flash Memory |
| M50LPW116N5TG | 功能描述:閃存 16 MBIT 3V SUPPLY RoHS:否 制造商:ON Semiconductor 數(shù)據(jù)總線寬度:1 bit 存儲類型:Flash 存儲容量:2 MB 結(jié)構(gòu):256 K x 8 定時類型: 接口類型:SPI 訪問時間: 電源電壓-最大:3.6 V 電源電壓-最小:2.3 V 最大工作電流:15 mA 工作溫度:- 40 C to + 85 C 安裝風(fēng)格:SMD/SMT 封裝 / 箱體: 封裝:Reel |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。