- 您現(xiàn)在的位置：買(mǎi)賣(mài)IC網(wǎng) > PDF目錄377830 > M50FW080NB5TP (意法半導(dǎo)體) 8 Mbit 1Mb x8, Uniform Block 3V Supply Firmware Hub Flash Memory PDF資料下載
參數(shù)資料
| 型號(hào)： | M50FW080NB5TP |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | 8 Mbit 1Mb x8, Uniform Block 3V Supply Firmware Hub Flash Memory |
| 中文描述： | 8兆1兆× 8，統(tǒng)一座3V電源閃存固件集線器 |
| 文件頁(yè)數(shù)： | 7/56頁(yè) |
| 文件大?。?/td> | 292K |
| 代理商： | M50FW080NB5TP |
第1頁(yè)第2頁(yè)第3頁(yè)第4頁(yè)第5頁(yè)第6頁(yè)當(dāng)前第7頁(yè)第8頁(yè)第9頁(yè)第10頁(yè)第11頁(yè)第12頁(yè)第13頁(yè)第14頁(yè)第15頁(yè)第16頁(yè)第17頁(yè)第18頁(yè)第19頁(yè)第20頁(yè)第21頁(yè)第22頁(yè)第23頁(yè)第24頁(yè)第25頁(yè)第26頁(yè)第27頁(yè)第28頁(yè)第29頁(yè)第30頁(yè)第31頁(yè)第32頁(yè)第33頁(yè)第34頁(yè)第35頁(yè)第36頁(yè)第37頁(yè)第38頁(yè)第39頁(yè)第40頁(yè)第41頁(yè)第42頁(yè)第43頁(yè)第44頁(yè)第45頁(yè)第46頁(yè)第47頁(yè)第48頁(yè)第49頁(yè)第50頁(yè)第51頁(yè)第52頁(yè)第53頁(yè)第54頁(yè)第55頁(yè)第56頁(yè)
M50FW080
Summary description
7/55
1
Summary description
The M50FW080 is an 8 Mbit (1Mbit x8) non-volatile memory that can be read, erased and
reprogrammed. These operations can be performed using a single low voltage (3.0 to 3.6V)
supply. For fast programming and fast erasing in production lines an optional 12V power
supply can be used to reduce the programming and the erasing times.
The memory is divided into blocks that can be erased independently so it is possible to
preserve valid data while old data is erased. Blocks can be protected individually to prevent
accidental Program or Erase commands from modifying the memory. Program and Erase
commands are written to the Command Interface of the memory. An on-chip Program/Erase
Controller simplifies the process of programming or erasing the memory by taking care of all
of the special operations that are required to update the memory contents. The end of a
program or erase operation can be detected and any error conditions identified. The
command set required to control the memory is consistent with JEDEC standards.
Two different bus interfaces are supported by the memory. The primary interface, the
Firmware Hub (or FWH) Interface, uses Intel’s proprietary FWH protocol. This has been
designed to remove the need for the ISA bus in current PC Chipsets; the M50FW080 acts
as the PC BIOS on the Low Pin Count bus for these PC Chipsets.
The secondary interface, the Address/Address Multiplexed (or A/A Mux) Interface, is
designed to be compatible with current Flash Programmers for production line programming
prior to fitting to a PC Motherboard.
In order to meet environmental requirements, ST offers the M50FW080 in ECOPACK
packages. ECOPACK packages are Lead-free and RoHS compliant. ECOPACK is an ST
trademark. ECOPACK specifications are available at:
www.st.com
.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M50LPW002 | 2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory |
| M50LPW002K | 2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory |
| M50LPW002K1T | 2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory |
| M50LPW002K5T | 2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory |
| M50LPW012 | 2 Mbit 256Kb x8, Boot Block 3V Supply Low Pin Count Flash Memory |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M50G1041 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Multilayer Ceramic Capacitors |
| M50G1041-F | 制造商:CDE 制造商全稱(chēng):Cornell Dubilier Electronics 功能描述:Multilayer Ceramic Capacitors COG (NPO). X7R & Z5U Capacitors |
| M50G104J1 | 功能描述:CAP CER 0.1UF 100V 5% RADIAL RoHS:否 類(lèi)別:電容器 >> 陶瓷 系列:M50 標(biāo)準(zhǔn)包裝:4,000 系列:- 電容:1000pF 電壓 - 額定:50V 容差:±10% 溫度系數(shù):X7R 安裝類(lèi)型:表面貼裝，MLCC 工作溫度:-55°C ~ 125°C 應(yīng)用:自動(dòng) 額定值:AEC-Q200 封裝/外殼:0805（2012 公制） 尺寸/尺寸:0.079" L x 0.047" W（2.00mm x 1.20mm） 高度 - 座高（最大）:- 厚度（最大）:- 引線間隔:- 特點(diǎn):- 包裝:帶卷 (TR) 引線型:- |
| M50G1241 | 制造商:未知廠家 制造商全稱(chēng):未知廠家 功能描述:Multilayer Ceramic Capacitors |
| M50G1241-F | 制造商:CDE 制造商全稱(chēng):Cornell Dubilier Electronics 功能描述:Multilayer Ceramic Capacitors COG (NPO). X7R & Z5U Capacitors |
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。