- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄359061 > M41T00 (意法半導(dǎo)體) Serial Access TIMEKEEPER PDF資料下載
參數(shù)資料
| 型號： | M41T00 |
| 廠商： | 意法半導(dǎo)體 |
| 英文描述： | Serial Access TIMEKEEPER |
| 中文描述： | 串行訪問計時 |
| 文件頁數(shù)： | 4/15頁 |
| 文件大?。?/td> | 99K |
| 代理商： | M41T00 |
M41T00
4/15
Table 5. Capacitance
(1, 2)
(T
A
= 25 °C, f = 1 MHz)
Symbol
Note: 1. Effective capacitance measured with power supply at 5V.
2. Sampled only, not 100% tested.
3. Outputs deselected.
Parameter
Min
Max
Unit
C
IN
Input Capacitance (SCL)
7
pF
C
OUT
(3)
Output Capacitance (SDA, FT/OUT)
10
pF
t
LP
Low-pass filter input time constant (SDA and SCL)
250
1000
ns
Figure 4. AC Testing Load Circuit
AI02568
0.8VCC
0.2VCC
0.7VCC
0.3VCC
Table 4. AC Measurement Conditions
Note that Output Hi-Z is defined as the point where data is no longer
driven.
Input Rise and Fall Times
≤
5ns
Input Pulse Voltages
0.2V
CC
to 0.8V
CC
Input and Output Timing Ref.
Voltages
0.3V
CC
to 0.7V
CC
2-WIRE BUS CHARACTERISTICS
This bus is intended for communication between
different ICs. It consists of two lines: one bi-direc-
tional for data signals (SDA) and one for clock sig-
nals (SCL). Both the SDA and the SCL lines must
be connected to a positive supply voltage via a
pull-up resistor.
The following protocol has been defined:
– Data transfer may be initiated only when the bus
is not busy.
– During data transfer, the data line must remain
stable whenever the clock line is High. Changes
in the data line while the clock line is High will be
interpreted as control signals.
Accordingly, the following bus conditions have
been defined:
Bus not busy.
Both data and clock lines remain
High.
Start data transfer.
A change in the state of the
data line, from High to Low, while the clock is High,
defines the START condition.
Stop data transfer.
A change in the state of the
data line, from Low to High, while the clock is High,
defines the STOP condition.
Data valid.
The state of the data line represents
valid data when after a start condition, the data line
is stable for the duration of the High period of the
clock signal. The data on the line may be changed
during the Low period of the clock signal. There is
one clock pulse per bit of data.
Each data transfer is initiated with a start condition
and terminated with a stop condition. The number
of data bytes transferred between the start and
stop conditions is not limited. The information is
transmitted byte-wide and each receiver acknowl-
edges with a ninth bit.
By definition, a device that gives out a message is
called "transmitter", the receiving device that gets
the message is called "receiver". The device that
controls the message is called "master". The de-
vices that are controlled by the master are called
"slaves".
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M41T00M | Serial Access TIMEKEEPER |
| M41T0M | SERIAL REAL-TIME CLOCK |
| M41T0M6T | SERIAL REAL-TIME CLOCK |
| M41T0DS6F | SERIAL REAL-TIME CLOCK |
| M41T0DS6T | SERIAL REAL-TIME CLOCK |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M41T00_08 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial real-time clock |
| M41T00AUD | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial real-time clock with audio |
| M41T00AUD_12 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial real-time clock (RTC) with audio |
| M41T00AUDD1E | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:Serial real-time clock with audio |
| M41T00AUDD1F | 功能描述:實時時鐘 SERIAL RTC W/AUDIO RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。