- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄69016 > M41ST87YMX6 (STMICROELECTRONICS) 1 TIMER(S), REAL TIME CLOCK, PDSO28 PDF資料下載
參數(shù)資料
| 型號： | M41ST87YMX6 |
| 廠商： | STMICROELECTRONICS |
| 元件分類： | 時鐘/數(shù)據(jù)恢復(fù)及定時提取 |
| 英文描述： | 1 TIMER(S), REAL TIME CLOCK, PDSO28 |
| 封裝： | 0.300 INCH, ROHS COMPLIANT, PLASTIC, SOX-28 |
| 文件頁數(shù)： | 10/52頁 |
| 文件大小： | 689K |
| 代理商： | M41ST87YMX6 |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁當(dāng)前第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁
Operating modes
M41ST87Y, M41ST87W
Doc ID 9497 Rev 8
power input is switched from the VCC pin to the battery, and the clock registers and external
SRAM are maintained from the attached battery supply.
All signal outputs become high impedance. The VOUT pin is capable of supplying 100A of
current to the attached memory with less than 0.3 volts drop under this condition. On power
up, when VCC returns to a nominal value, write protection continues for trec by inhibiting
Note:
Most low power SRAMs on the market today can be used with the M41ST87Y/W RTC
SUPERVISOR. There are, however some criteria which should be used in making the final
choice of an SRAM to use. The SRAM must be designed in a way where the chip enable
input disables all other inputs to the SRAM. This allows inputs to the M41ST87Y/W and
SRAMs to be “Don’t Care” once VCC falls below VPFD(min). The SRAM should also
guarantee data retention down to VCC = 2.0 volts. The chip enable access time must be
sufficient to meet the system needs with the chip enable output propagation delays
included. If the SRAM includes a second chip enable pin (E2), this pin should be tied to
VOUT.
If data retention lifetime is a critical parameter for the system, it is important to review the
data retention current specifications for the particular SRAMs being evaluated. Most SRAMs
specify a data retention current at 3.0 volts. Manufacturers generally specify a typical
condition for room temperature along with a worst case condition (generally at elevated
temperatures). The system level requirements will determine the choice of which value to
use. The data retention current value of the SRAMs can then be added to the IBAT value of
the M41ST87Y/W to determine the total current requirements for data retention. The
available battery capacity for the battery of your choice can then be divided by this current to
determine the amount of data retention available.
For a further more detailed review of lifetime calculations, please see application note
AN1012.
2.5
Tamper detection circuit
The M41ST87Y/W provides two independent input pins, the tamper pin 1 input (TP1IN) and
tamper pin 2 input (TP2IN), which can be used to monitor two separate signals which can
result in the associated setting of the tamper bits (TB1 and/or TB2, in flag register 0Fh) if the
tamper enable bits (TEB1 and/or TEB2) are enabled, for the respective tamper 1 or tamper
2 channels. The TP1IN pin or TP2IN pin may be set to indicate a tamper event has occurred
by either 1) closing a switch to ground or VOUT (normally open), or by 2) opening a switch
that was previously closed to ground or VOUT (normally closed), depending on the state of
the TCMX bits and the TPMX bits in the tamper register (14h and/or 15h).
2.6
Tamper register bits (tamper 1 and tamper 2)
2.6.1
Tamper enable bits (TEB1 and TEB2)
When set to a logic '1,' this bit will enable the tamper detection circuit. This bit must be set to
'0' in order to clear the associated tamper bits (TBX, in 0Fh).
Note:
1
TEBX should be cleared then set again whenever the tamper detect condition is modified.
2
When servicing a tamper interrupt, the TEBx bits must be cleared to clear the TBx bits, then
set to 1 to again enable the tamper detect circuits.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M41ST87YMX6TR | 1 TIMER(S), REAL TIME CLOCK, PDSO28 |
| M41ST87WMX6TR | 1 TIMER(S), REAL TIME CLOCK, PDSO28 |
| M41ST95WMX6 | 1 TIMER(S), REAL TIME CLOCK, PDSO28 |
| M41ST95YMH6E | 1 TIMER(S), REAL TIME CLOCK, PDSO28 |
| M41ST95YMH6 | 1 TIMER(S), REAL TIME CLOCK, PDSO28 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M41ST87YMX6F | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5.0 V and 3.3/3.0 V secure serial RTC and NVRAM supervisor with tamper detection and 128 bytes of clearable NVRAM |
| M41ST87YMX6TR | 功能描述:實時時鐘 Serial 1280 (160x8) RoHS:否 制造商:Microchip Technology 功能:Clock, Calendar. Alarm RTC 總線接口:I2C 日期格式:DW:DM:M:Y 時間格式:HH:MM:SS RTC 存儲容量:64 B 電源電壓-最大:5.5 V 電源電壓-最小:1.8 V 最大工作溫度:+ 85 C 最小工作溫度: 安裝風(fēng)格:Through Hole 封裝 / 箱體:PDIP-8 封裝:Tube |
| M41ST87YSS6 | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5.0 V and 3.3/3.0 V secure serial RTC and NVRAM supervisor with tamper detection and 128 bytes of clearable NVRAM |
| M41ST87YSS6F | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5.0 V and 3.3/3.0 V secure serial RTC and NVRAM supervisor with tamper detection and 128 bytes of clearable NVRAM |
| M41ST95W | 制造商:STMICROELECTRONICS 制造商全稱:STMicroelectronics 功能描述:5.0 or 3.0V, 512 bit (64 bit X 8) Serial RTC (SPI) SRAM and NVRAM Supervisor |
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。