參數(shù)資料
型號(hào)： M38867E8AFS
廠(chǎng)商： Mitsubishi Electric Corporation
英文描述： SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
中文描述： 單芯片8位CMOS微機(jī)
文件頁(yè)數(shù)： 42/110頁(yè)
文件大?。?/td> 1601K
代理商： M38867E8AFS
42
3886 Group
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
Table 10 Set values of I
2
C clock control register and S
CL
frequency
Setting value of
CCR4–CCR0
Standard clock
CCR4
CCR3
CCR2
CCR1
CCR0
Fig. 37 Structure of I
2
C clock control register
S
CL
frequency
(at
φ
= 4 MHz, unit : kHz)
(Note 1)
mode
Setting disabled
Setting disabled
Setting disabled
–
(Note 2)
–
(Note 2)
100
83.3
High-speed clock
mode
Setting disabled
Setting disabled
Setting disabled
0
0
0
0
0
0
0
1
1
1
0
0
0
0
0
0
0
1
1
1
0
0
0
0
1
1
1
1
1
1
0
0
1
1
0
0
1
0
1
1
0
1
0
1
0
1
0
1
0
1
Notes 1:
Duty of S
CL
clock output is 50 %. The duty becomes 35 to 45 %
only when the high-speed clock mode is selected and CCR value
= 5 (400 kHz, at
φ
= 4 MHz). “H” duration of the clock fluctuates
from –4 to +2 cycles of
φ
in the standard clock mode, and fluctu-
ates from –2 to +2 cycles of
φ
in the high-speed clock mode. In
the case of negative fluctuation, the frequency does not increase
because “L” duration is extended instead of “H” duration reduc-
tion.
These are value when S
CL
clock synchronization by the synchro-
nous function is not performed. CCR value is the decimal
notation value of the S
CL
frequency control bits CCR4 to CCR0.
2:
Each value of S
CL
frequency exceeds the limit at
φ
= 4 MHz or
more. When using these setting value, use
φ
of 4 MHz or less.
3:
The data formula of S
CL
frequency is described below:
φ
/(8
CCR value) Standard clock mode
φ
/(4
CCR value) High-speed clock mode (CCR value
≠
5)
φ
/(2
CCR value) High-speed clock mode (CCR value = 5)
Do not set 0 to 2 as CCR value regardless of
φ
frequency.
Set 100 kHz (max.) in the standard clock mode and 400 kHz
(max.) in the high-speed clock mode to the S
CL
frequency by set-
ting the S
CL
frequency control bits CCR4 to CCR0.
…
…
…
…
…
1000/CCR value
(Note 3)
34.5
33.3
32.3
500/CCR value
(Note 3)
17.2
16.6
16.1
333
250
400
(Note 3)
166
[I
2
C Clock Control Register (S2)] 0016
16
The I
2
C clock control register (address 0016
16
) is used to set ACK
control, S
CL
mode and S
CL
frequency.
Bits 0 to 4: S
CL
frequency control bits (CCR0–CCR4)
These bits control the S
CL
frequency. Refer to Table 10.
Bit 5: S
CL
mode specification bit (FAST MODE)
This bit specifies the S
CL
mode. When this bit is set to “0,” the
standard clock mode is selected. When the bit is set to “1,” the
high-speed clock mode is selected.
When connecting the bus of the high-speed mode I
2
C bus stan-
dard (maximum 400 kbits/s), use 8 MHz or more oscillation
frequency f(X
IN
) and high-speed mode (2 division main clock).
Bit 6: ACK bit (ACK BIT)
This bit sets the S
DA
status when an ACK clock
8
is generated.
When this bit is set to “0,” the ACK return mode is selected and
S
DA
goes to “L” at the occurrence of an ACK clock. When the bit is
set to “1,” the ACK non-return mode is selected. The S
DA
is held in
the “H” status at the occurrence of an ACK clock.
However, when the slave address agree with the address data in
the reception of address data at ACK BIT = “0,” the S
DA
is auto-
matically made “L” (ACK is returned). If there is a disagreement
between the slave address and the address data, the S
DA
is auto-
matically made “H” (ACK is not returned).
8
ACK clock: Clock for acknowledgment
Bit 7: ACK clock bit (ACK)
This bit specifies the mode of acknowledgment which is an ac-
knowledgment response of data transfer. When this bit is set to
“0,” the no ACK clock mode is selected. In this case, no ACK clock
occurs after data transmission. When the bit is set to “1,” the ACK
clock mode is selected and the master generates an ACK clock
each completion of each 1-byte data transfer. The device for
transmitting address data and control data releases the S
DA
at the
occurrence of an ACK clock (makes S
DA
“H”) and receives the
ACK bit generated by the data receiving device.
Note:
Do not write data into the I
2
C clock control register during transfer. If
data is written during transfer, the I
2
C clock generator is reset, so
that data cannot be transferred normally.
A
C
K
A
B
C
I
K
T
F
M
A
O
S
D
T
EC
C
R
4 C
C
R
3 C
C
R
2 C
C
R
1 C
C
R
0
I
2
C
(
S
c
:
l
o
a
c
d
k
d
r
c
e
o
s
n
s
t
r
0
o
l
1
r
e
6
1
g
i
6
)
s
t
e
r
2
0
b
7
b
0
S
C
b
i
R
L
s
e
f
f
r
r
e
q
u
e
n
c
y
c
o
n
t
r
o
l
t
e
t
o
T
a
b
l
e
1
0
.
S
C
L
m
0
1
m
0
1
r
e
0
1
o
:
:
o
i
:
:
t
l
:
:
d
S
H
d
t
A
A
u
o
N
A
e
t
i
e
s
n
h
p
d
-
e
a
s
c
r
p
i
d
e
f
i
e
c
c
a
l
d
t
i
c
c
o
n
k
l
o
m
c
k
b
i
o
t
d
a
g
o
e
A
C
K
b
C
C
n
c
k
o
C
K
K
e
b
A
K
i
i
.
t
C
c
s
s
r
n
e
o
t
u
t
r
n
e
d
.
r
d
A
C
K
c
i
K
l
o
c
c
k
l
o
c
k
相關(guān)PDF資料
PDF描述
M38867H8A-AO1HP LJT 5C 5#16 PIN RECP
M38867M8A-XXXHP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38869FFAGP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38867M8A SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38867M8A-010HP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M38867E8AHP 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38867E8A-XXXHP 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38867E8FS 制造商:MITSUBISHI 制造商全稱(chēng):Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38867E8-XXXHP 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38867E9-XXXHP 制造商:RENESAS 制造商全稱(chēng):Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠(chǎng)商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*