- 您現(xiàn)在的位置：買賣IC網 > PDF目錄98007 > M38827G5-XXXHP 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PQFP80 PDF資料下載
參數(shù)資料
| 型號： | M38827G5-XXXHP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PQFP80 |
| 封裝： | 12 X 12 MM, 0.50 MM PITCH, PLASTIC, LQFP-80 |
| 文件頁數(shù)： | 35/64頁 |
| 文件大?。?/td> | 619K |
| 代理商： | M38827G5-XXXHP |
第1頁第2頁第3頁第4頁第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁當前第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁
Rev.1.01
Nov 14, 2005
page 38 of 60
REJ03B0089-0101
3882 Group
SERIALIZED INTERRUPT
The serialized IRQ circuit communicates the interrupt status to the
host controller based on the Serialized IRQ Support for PCI System,
Version 6.0.
Table 11 shows the summary of serialized interrupt of 3882.
Item
The factors of serialized IRQ
The number of frame
Operation clock
Clock restart
Clock stop inhibition
Function
The numbers of serialized IRQ factor that can output simultaneously are 3.
Channel 0 (IRQ1,IRQ2)
Setting Software IRQi (i = 1, 12) request bit (bits 0, 1 of SERIRQ) to “1”.
The “1” of OBF0 and Hardware IRQi ( i=1, 12) request bit (bits 3, 4 of SERCON) to “1”.
Channel 1 (IRQx ; user selectable)
Setting the IRQx request bit (bit 7 of SERIRQ) to “1”.
The “1” of OBF1 and Hardware IRQx request bit to “1”.
Channel 0 (IRQ1, IRQ12)
Setting Software IRQ1 request bit (bit 0 of SERIRQ) to “1” or detecting “1” of OBF0 with
“1” of Hardware IRQ1 request bit (bit 4 of SERCON) selects IRQ1 Frame .
Setting IRQ12 Software request bit (bit 1 of SERIRQ) to “1” or detecting “1” of OBF0 with
“1” of Hardware IRQ1 request bit (bit 4 of SERCON) selects IRQ12 Frame.
Channel 1 (IRQx ; user selectable)
Setting IRQx frame select bit (bit 2-6 of SERIRQ) selects IRQ 1–15 frame or extend
frame 0–10.
Synchronized with LCLK (Max. 33 MHz).
LPC clock restart enable bit (bit 1 of SERCON) enables restart owing to “L” output of CLKRUN
with the interrupt when the LPC clock has stopped or slowed down.
LPC clock stop inhibition bit (bit 2 of SERCON) enables the inhibition of clock stop control
during the IRQSER cycle when the clock tends to stop or slow down.
Table 11 Smmary of serialized IRQ function
相關PDF資料 |
PDF描述 |
|---|---|
| M38869MFAHP | 8-BIT, FLASH, 10 MHz, MICROCONTROLLER, PQFP80 |
| M38B57MC-XXXFP | 8-BIT, MROM, 4.19 MHz, MICROCONTROLLER, PQFP80 |
| M38B79FFFP | 8-BIT, FLASH, 4.2 MHz, MICROCONTROLLER, PQFP100 |
| M38B79MFH-XXXXFP | 8-BIT, MROM, 4.2 MHz, MICROCONTROLLER, PQFP100 |
| M38C13M6-XXXFP | 8-BIT, MROM, 4 MHz, MICROCONTROLLER, PQFP64 |
相關代理商/技術參數(shù) |
參數(shù)描述 |
|---|---|
| M38827G6-XXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38827G7-XXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38827G8-XXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38827G9-XXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
| M38827GA-XXXHP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER |
發(fā)布緊急采購，3分鐘左右您將得到回復。