參數(shù)資料
型號(hào)： M38507M8-XXXFP
廠商： Mitsubishi Electric Corporation
英文描述： SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
中文描述： 單芯片8位CMOS微機(jī)
文件頁(yè)數(shù)： 53/99頁(yè)
文件大?。?/td> 1384K
代理商： M38507M8-XXXFP
53
3850 Group (Spec. H/A)
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
Outline Performance (CPU Rewrite Mode)
CPU rewrite mode is usable in the single-chip or Boot mode. The
only User ROM area can be rewritten in CPU rewrite mode.
In CPU rewrite mode, the CPU erases, programs and reads the in-
ternal flash memory by executing software commands. This
rewrite control program must be transferred to the RAM before it
can be executed.
The MCU enters CPU rewrite mode by applying 5 V ± 0.5 V to the
CNV
SS
pin and setting
“
1
”
to the CPU Rewrite Mode Select Bit (bit
1 of address 0FFE
16
). Software commands are accepted once the
mode is entered.
Use software commands to control program and erase operations.
Whether a program or erase operation has terminated normally or
in error can be verified by reading the status register.
Figure 58 shows the flash memory control register.
Bit 0 is the RY/BY status flag used exclusively to read the operat-
ing status of the flash memory. During programming and erase
operations, it is
“
0
”
(busy). Otherwise, it is
“
1
”
(ready).
Bit 1 is the CPU Rewrite Mode Select Bit. When this bit is set to
“
1
”
, the MCU enters CPU rewrite mode. Software commands are
accepted once the mode is entered. In CPU rewrite mode, the
CPU becomes unable to access the internal flash memory directly.
Therefore, use the control program in the RAM for write to bit 1. To
set this bit to
“
1
”
, it is necessary to write
“
0
”
and then write
“
1
”
in
succession. The bit can be set to
“
0
”
by only writing
“
0
”
.
Bit 2 is the CPU Rewrite Mode Entry Flag. This flag indicates
“
1
”
in
CPU rewrite mode, so that reading this flag can check whether
CPU rewrite mode has been entered or not.
Bit 3 is the flash memory reset bit used to reset the control circuit
of internal flash memory. This bit is used when exiting CPU rewrite
mode and when flash memory access has failed. When the CPU
Rewrite Mode Select Bit is
“
1
”
, setting
“
1
”
for this bit resets the
control circuit. To set this bit to
“
1
”
, it is necessary to write
“
0
”
and
then write
“
1
”
in succession. To release the reset, it is necessary
to set this bit to
“
0
”
.
Bit 4 is the User Area/Boot Area Select Bit. When this bit is set to
“
1
”
, Boot ROM area is accessed, and CPU rewrite mode in Boot
ROM area is available. In Boot mode, this bit is set to
“
1
”
auto-
matically. Reprogramming of this bit must be in the RAM.
Figure 59 shows a flowchart for setting/releasing CPU rewrite
mode.
Fig.58 Structure of flash memory control register
F
F
l
M
a
s
C
h
R
m
e
m
o
r
y
c
o
n
t
r
o
l
r
e
g
i
s
t
e
r
(
a
d
d
r
e
s
s
0
F
F
E
1
6
)
(
N
o
t
e
1
)
RY/BY status flag
0: Busy (being programmed or erased)
1: Ready
CPU rewrite mode select bit (
Note 2
)
0: Normal mode (Software commands invalid)
1: CPU rewrite mode (Software commands acceptable)
CPU rewrite mode entry flag
0: Normal mode
1: CPU rewrite mode
Flash memory reset bit
(Note 3
)
0: Normal operation
1: Reset
User ROM area / Boot ROM area select bit
(Note 4
)
0: User ROM area accessed
1: Boot ROM area accessed
Reserved bits (Indefinite at read/
“
0
”
at write)
b0
b7
N
o
t
e
s 1
:
T
R
F
t
w
U
T
h
O
o
i
s
i
l
s
h
s
e
U
e
M
r
l
b
e
i
s
t
t
s
e
c
t
h
p
e
t
i
n
t
o
v
i
r
o
h
b
g
h
n
e
s
c
g
e
i
t
e
t
r
b
e
e
c
i
b
c
e
s
i
n
i
o
t
d
n
e
o
s
i
t
o
t
s
n
t
o
u
r
n
v
a
3
n
,
e
a
t
r
l
t
t
r
o
t
b
,
t
o
i
d
o
o
f
h
e
t
e
l
“
l
f
i
h
d
p
w
1
p
l
a
s
i
s
d
r
h
”
r
o
s
a
e
h
d
t
b
u
o
g
e
.
g
d
t
o
i
t
r
i
r
a
n
m
r
w
n
g
m
t
h
e
e
“
1
m
s
s
”
i
l
l
t
h
i
e
o
i
,
n
a
n
C
r
y
e
t
i
h
P
e
b
n
e
U
c
o
s
u
e
t
e
a
r
n
e
s
r
r
e
t
r
v
r
e
a
a
r
o
e
n
t
l
.
i
t
l
d
e
t
r
e
a
e
g
r
d
“
1
i
s
a
s
”
t
e
.
t
o
.
A
r
a
r
e
“
X
X
X
0
0
0
0
1
”
j
u
s
t
a
f
t
e
r
r
e
s
e
t
r
e
l
e
a
s
e
.
I
n
t
h
e
m
a
s
k
s
s
t
h
o
t
t
r
r
e
2
:
e
s
v
e
w
w
d
r
i
i
t
t
e
i
o
“
n
0
a
”
l
l
a
y
n
,
d
i
t
i
t
s
h
e
r
n
e
“
u
1
i
”
r
e
t
o
d
i
t
t
o
i
n
e
n
s
u
s
c
u
c
r
e
s
t
s
i
o
t
n
n
.
o
I
f
i
n
i
t
t
e
i
s
r
r
n
u
o
p
t
t
h
r
o
d
q
e
h
a
e
e
x
c
m
e
p
o
t
e
t
h
e
s
b
l
e
u
c
i
l
t
t
-
b
i
n
i
t
f
i
l
s
a
s
“
h
1
.
m
e
e
m
t
o
t
h
r
y
i
s
f
o
b
r
i
w
3
r
i
t
o
e
“
t
0
o
t
s
h
i
s
b
b
s
i
t
.
q
3
:
d
e
”
S
t
t
”
u
e
u
e
n
t
l
y
a
f
t
e
r
4
:
r
a
m
i
n
t
h
e
a
r
e
a
e
x
c
e
p
t
t
h
e
b
u
i
l
t
-
i
n
f
l
a
s
h
m
e
m
o
r
y
f
o
r
w
r
i
t
e
t
o
t
h
i
s
b
i
t
.
相關(guān)PDF資料
PDF描述
M38504E6SP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38504E6SS SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38504M6-XXXSP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38503M2H-XXXSP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38504E6FP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M3851 BK001 制造商:Alpha Wire Company 功能描述:CBL 7COND 14AWG BLK 1000'
M3851 BK002 制造商:Alpha Wire Company 功能描述:CBL 7COND 14AWG BLK 500'
M3851 BK005 制造商:Alpha Wire Company 功能描述:CBL 7COND 14AWG BLK 100'
M38510/00102BCB 制造商:n/a 功能描述:38510/00102 S6I6B 制造商: 功能描述: 制造商:undefined 功能描述:
M38510/00103BCA 制造商:QP Semiconductor 功能描述:NAND GATE, TRIPLE 3-INPUT
發(fā)布緊急采購(gòu)，3分鐘左右您將得到回復(fù)。

采購(gòu)需求

(若只采購(gòu)一條型號(hào)，填寫(xiě)一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

發(fā)布成功！您可以繼續(xù)發(fā)布采購(gòu)。也可以進(jìn)入我的后臺(tái)，查看報(bào)價(jià)

*型號(hào) *數(shù)量 廠商 批號(hào) 封裝
添加更多采購(gòu)

我的聯(lián)系方式

*
*
*