參數(shù)資料
型號： M38507M8-XXXFP
廠商： Mitsubishi Electric Corporation
英文描述： SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
中文描述： 單芯片8位CMOS微機
文件頁數(shù)： 36/99頁
文件大?。?/td> 1384K
代理商： M38507M8-XXXFP
36
SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
MITSUBISHI MICROCOMPUTERS
3850 Group (Spec. H/A)
G
SERIAL I/O2
The serial I/O2 can be operated only as the clock synchronous type.
As a synchronous clock for serial transfer, either internal clock or
external clock can be selected by the serial I/O2 synchronous clock
selection bit (b6) of serial I/O2 control register 1.
The internal clock incorporates a dedicated divider and permits se-
lecting 6 types of clock by the internal synchronous clock selection
bits (b2, b1, b0) of serial I/O2 control register 1.
Regarding S
OUT2
and S
CLK2
being output pins, either CMOS output
format or N-channel open-drain output format can be selected by the
P0
1
/S
OUT2
, P0
2
/S
CLK2
P-channel output disable bit (b7) of
serial I/O2 control register 1.
When the internal clock has been selected, a transfer starts by a
write signal to the serial I/O2 register (address 0017
16
). After comple-
tion of data transfer, the level of the S
OUT2
pin goes to high imped-
ance automatically but bit 7 of the serial I/O2 control register 2 is not
set to
“
1
”
automatically.
When the external clock has been selected, the contents of the serial
I/O2 register is continuously sifted while transfer clocks are input.
Accordingly, control the clock externally. Note that the S
OUT2
pin does
not go to high impedance after completion of data transfer.
To cause the S
OUT2
pin to go to high impedance in the case where
the external clock is selected, set bit 7 of the serial I/O2 control reg-
ister 2 to
“
1
”
when S
CLK2
is
“
H
”
after completion of data transfer. After
the next data transfer is started (the transfer clock falls), bit 7 of the
serial I/O2 control register 2 is set to
“
0
”
and the S
OUT2
pin is put into
the active state.
Regardless of the internal clock to external clock, the interrupt re-
quest bit is set after the number of bits (1 to 8 bits) selected by the
optional transfer bit is transferred. In case of a fractional number of
bits less than 8 bits as the last data, the received data to be stored in
the serial I/O2 register becomes a fractional number of bits close to
MSB if the transfer direction selection bit of serial I/O2 control regis-
ter 1 is LSB first, or a fractional number of bits close to LSB if the
transfer direction selection bit is MSB first. For the remaining bits, the
previously received data is shifted.
At transmit operation using the clock synchronous serial I/O, the S
CMP2
signal can be output by comparing the state of the transmit pin S
OUT2
with the state of the receive pin S
IN2
in synchronization with a rise of
the transfer clock. If the output level of the S
OUT2
pin is equal to the
input level to the S
IN2
pin,
“
L
”
is output from the S
CMP2
pin. If not,
“
H
”
is output. At this time, an INT
2
interrupt request can also be gener-
ated. Select a valid edge by bit 2 of the interrupt edge selection reg-
ister (address 003A
16
).
[Serial I/O2 Control Registers 1, 2 (SIO2CON1 /
SIO2CON2)] 0015
16,
0016
16
The serial I/O2 control registers 1 and 2 are containing various se-
lection bits for serial I/O2 control as shown in Figure 31.
Fig. 31 Structure of Serial I/O2 control registers 1, 2
S
(
S
e
r
O
In
b
2
0
0
0
0
1
1
i
a
2
l
C
I
/
O
O
2
N
1
c
o
:
n
a
t
r
d
o
d
l
r
r
e
e
s
g
s
i
s
0
t
e
0
r
1
5
1
1
6
)
I
S
(
S
e
r
O
i
a
2
l
C
I
/
O
O
2
N
2
c
o
:
n
a
t
r
d
o
d
l
r
r
e
e
s
g
s
i
s
0
t
e
0
r
1
6
1
2
I
6
)
b7 b0
O
b
0
0
0
0
1
1
1
1
p
t
b
0
0
1
1
0
0
1
1
i
1
o
n
b
a
0
0
1
0
1
0
1
0
1
l
t
r
a
n
s
f
e
r
b
i
t
s
2
:
:
:
:
:
:
:
:
1
2
3
4
5
6
7
8
b
b
b
b
b
b
b
b
i
i
i
i
i
i
i
i
t
t
t
t
t
t
t
t
N
o
t
u
s
e
d
(
r
e
t
u
r
n
s
"
0
"
w
h
e
n
r
e
a
d
)
S
0
1
e
:
:
r
P
S
C
i
a
4
3
M
l
I
/
I
P
O
/
O
2
2
I
/
O
c
o
m
p
a
r
i
s
o
n
s
i
g
n
a
l
c
o
n
t
r
o
l
b
i
t
o
u
t
p
u
t
S
O
0
:
1
:
U
O
O
T
u
u
2
t
t
p
p
p
i
n
t
t
a
h
c
o
c
i
g
n
t
i
h
t
r
e
-
i
o
l
b
i
t
(
P
0
1
)
u
u
v
m
p
e
d
a
n
c
e
t
e
b
0
0
1
1
1
1
r
1
n
a
b
l
s
y
n
c
h
r
o
n
o
u
s
c
l
o
c
k
s
e
l
e
c
t
i
o
n
b
i
t
s
0
0
1
0
1
0
1
:
:
:
:
:
:
f
f
f
f
f
f
(
(
(
(
(
(
X
I
X
I
X
I
X
I
X
I
X
I
N
)
N
)
N
)
N
)
N
)
N
)
/
/
/
/
/
/
8
1
3
6
1
2
6
2
4
2
5
(
f
8
6
(
(
(
(
X
C
f
(
X
C
f
(
X
C
f
(
X
C
f
(
X
C
(
f
(
I
N
)
I
I
I
/
8
1
3
6
/
1
/
i
n
6
2
4
2
2
l
i
i
i
8
5
o
n
n
n
w
l
l
l
i
6
-
s
w
w
w
l
n
p
-
-
-
o
l
o
e
s
s
s
w
w
e
p
p
p
-
d
e
e
e
p
-
s
e
e
e
e
p
m
d
d
d
o
d
e
d
m
m
m
e
o
o
o
m
m
)
d
d
d
o
N
)
N
)
N
)
I
N
)
I
/
/
/
o
o
o
e
e
e
d
o
)
)
)
n
i
s
e
e
e
d
)
X
C
N
)
d
e
)
S
0
1
e
:
:
r
I
S
O
i
a
O
l
U
I
p
T
/
O
o
2
,
2
t
S
C
p
o
r
t
s
e
l
e
c
t
i
o
n
b
i
t
/
r
L
K
2
o
u
t
p
u
t
p
i
n
S
R
0
:
1
:
D
P
P
Y
0
3
0
3
2
o
p
p
u
i
i
t
p
u
s
i
s
t
n
S
R
e
o
n
r
a
m
D
b
al
Y
2
l
e
I
b
/
O
u
t
i
t
n
n
i
p
u
i
t
n
o
p
p
i
n
T
0
1
r
:
:
a
L
M
n
S
s
f
e
B
r
f
r
f
d
s
i
r
i
t
s
r
e
c
t
i
o
n
s
e
l
e
c
t
i
o
n
b
i
t
B
i
S
t
S
0
1
e
:
:
r
E
I
n
i
a
x
t
l
t
e
e
r
I
/
r
n
O
n
a
2
a
l
c
s
c
l
y
l
o
n
o
c
c
c
k
h
k
r
o
n
o
u
s
c
l
o
c
k
s
e
l
e
c
t
i
o
n
b
i
t
l
P
0
1
0
1
/
:
C
:
N
S
O
M
-
c
U
T
2
n
,
P
o
u
e
0
2
/
t
p
l
o
S
C
t
(
p
e
L
n
-
K
d
2
o
r
P
u
a
-
p
n
c
u
h
t
o
a
m
u
t
n
n
o
p
e
d
u
l
e
(
o
)
i
n
u
t
p
u
t
d
i
s
a
b
l
e
b
i
t
O
h
S
a
u
i
t
i
n
n
t
o
u
t
p
u
t
m
o
d
e
)
b
7
b
0
相關(guān)PDF資料
PDF描述
M38504E6SP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38504E6SS SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38504M6-XXXSP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38503M2H-XXXSP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
M38504E6FP SINGLE-CHIP 8-BIT CMOS MICROCOMPUTER
相關(guān)代理商/技術(shù)參數(shù)
參數(shù)描述
M3851 BK001 制造商:Alpha Wire Company 功能描述:CBL 7COND 14AWG BLK 1000'
M3851 BK002 制造商:Alpha Wire Company 功能描述:CBL 7COND 14AWG BLK 500'
M3851 BK005 制造商:Alpha Wire Company 功能描述:CBL 7COND 14AWG BLK 100'
M38510/00102BCB 制造商:n/a 功能描述:38510/00102 S6I6B 制造商: 功能描述: 制造商:undefined 功能描述:
M38510/00103BCA 制造商:QP Semiconductor 功能描述:NAND GATE, TRIPLE 3-INPUT
發(fā)布緊急采購，3分鐘左右您將得到回復(fù)。

采購需求

(若只采購一條型號，填寫一行即可)

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

發(fā)布成功！您可以繼續(xù)發(fā)布采購。也可以進入我的后臺，查看報價

*型號 *數(shù)量 廠商 批號 封裝
添加更多采購

我的聯(lián)系方式

*
*
*