- 您現(xiàn)在的位置：買賣IC網(wǎng) > PDF目錄45038 > M37906M6C-XXXFP 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PDSO42 PDF資料下載
參數(shù)資料
| 型號： | M37906M6C-XXXFP |
| 元件分類： | 微控制器/微處理器 |
| 英文描述： | 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PDSO42 |
| 封裝： | 0.450 INCH, 0.80 MM PITCH, PLASTIC, SSOP-42 |
| 文件頁數(shù)： | 5/104頁 |
| 文件大?。?/td> | 995K |
| 代理商： | M37906M6C-XXXFP |
第1頁第2頁第3頁第4頁當前第5頁第6頁第7頁第8頁第9頁第10頁第11頁第12頁第13頁第14頁第15頁第16頁第17頁第18頁第19頁第20頁第21頁第22頁第23頁第24頁第25頁第26頁第27頁第28頁第29頁第30頁第31頁第32頁第33頁第34頁第35頁第36頁第37頁第38頁第39頁第40頁第41頁第42頁第43頁第44頁第45頁第46頁第47頁第48頁第49頁第50頁第51頁第52頁第53頁第54頁第55頁第56頁第57頁第58頁第59頁第60頁第61頁第62頁第63頁第64頁第65頁第66頁第67頁第68頁第69頁第70頁第71頁第72頁第73頁第74頁第75頁第76頁第77頁第78頁第79頁第80頁第81頁第82頁第83頁第84頁第85頁第86頁第87頁第88頁第89頁第90頁第91頁第92頁第93頁第94頁第95頁第96頁第97頁第98頁第99頁第100頁第101頁第102頁第103頁第104頁
Corrections and Supplementary Explanation for M37906MxX Datasheet (Rev.C) No.5
(5/7)
Page
Error
Correction
Page 75,
Left column
Line 20
selects the PLL circuit’s operation (stopped/active).
selects the PLL circuit’s operation (inactive/active).
Page 75,
Right column
Lines 1, 7, 12
the frequency of the PLL output clock (fPLL)
the frequency of fPLL
Page 75,
Right column
Line 11
, and fXIN is select as the system clock when bit 5 = “0”.
, and input clock fXIN is select as the system clock
when bit 5 = “0”.
Page 75,
Right column
Line 22
, and these bits select the multiplication ratio of (f1 to
f4096)/(fsys).
, and these bits select the division ratio of (f1 to
f4096)/(fsys).
Page 75,
Table 9
Note
Note: The PLL multiplication must be set so that the fre-
quency of the PLL output clock (fPLL) must be
Note: The PLL multiplication must be set so that the fre-
quency of fPLL must be
Page 76,
Fig. 84
PLL frequency
multiplier
fPLL
System clock
frequency select bit
PLL frequency
multiplier
fPLL
System clock
select bit
Page 77,
Fig. 86
Particular function select register 0
10
2
43
5
External clock input select bit (Note)
0: Oscillation circuit is active. (Oscillator
is connected.)
1: Oscillation circuit is inactive. (External
clock is input.)
0
Particular function select register 0
10
2
43
5
External clock input select bit (Note)
0: Oscillation circuit is active. (The osci-
llator is connected.)
1: Oscillation circuit is inactive. (The
externally-generated clock is input.)
0
Page 78,
Left column
Lines 4, 5
These modes are used to save the power dissipation of
the system, by stopping oscillation or system clock in the
case that the CPU needs not be operating.
These modes are used to save the power dissipation of
the system, by making oscillation or system clock inactive
in the case that the CPU needs not be active.
Page 78,
Left column
Line 12
The interrupt priority level of this interrupt is required to
be higher than the
The interrupt priority level of this interrupt needs to be
higher than the
Page 78,
Right column
Lines 2, 3
The execution of the STP instruction stops the oscillation
circuit and PLL circuit. It also stops input clock fXIN,
system clock fsys,
The execution of the STP instruction makes the oscillation
circuit and PLL circuit inactive. It also makes the following
inactive: input clock fXIN, system clock fsys,
Page 78,
Left column
After line 29
Table 11 explains the microcomputer’s operation in the
STP and WIT modes.
The external bus fixation function can also be provided.
This function enables the user to specify the states of the
external bus and the bus control signals in the memory
expansion and the microprocessor mode in the STP or
WIT mode. For more information, refer to the section on
the power saving function.
Table 11 explains the microcomputer’s operation in the
STP and WIT modes.
Page 78,
Right column
Line 13
At this time, timers A and B operate only in the event
counter mode,
At this time, timers A and B can be active only in the
event counter mode,
(In this case, the PLL circuit is active.)
(In this case, the PLL circuit operates.)
Page 75,
Left column
Line 25
Page 75,
Left column
Line 23
At the STP instruction execution, the PLL circuit stops its
operation, and
At the STP instruction execution, the PLL circuit is active,
and
Page 78,
Right column
Lines 5, 6
, Wf32, and Wf512 in the “L” state, and divide clocks fX 16
to fX128 in the “H” state.
, Wf32, and Wf512 with the “L” state, and divide clocks
fX16 to fX128 with the “H” state.
相關(guān)PDF資料 |
PDF描述 |
|---|---|
| M37906M8C-XXXFP | 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PDSO42 |
| M37906M4H-XXXSP | 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PDIP42 |
| M37906M4C-XXXFP | 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PDSO42 |
| M37906M8C-XXXFP | 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PDSO42 |
| M37906M6C-XXXSP | 16-BIT, MROM, 20 MHz, MICROCONTROLLER, PDIP42 |
相關(guān)代理商/技術(shù)參數(shù) |
參數(shù)描述 |
|---|---|
| M37906M6C-XXXSP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:16-BIT CMOS MICROCOMPUTER |
| M37906M8C-XXXFP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:16-BIT CMOS MICROCOMPUTER |
| M37906M8C-XXXSP | 制造商:RENESAS 制造商全稱:Renesas Technology Corp 功能描述:16-BIT CMOS MICROCOMPUTER |
| M37906T-PRB | 功能描述:DEV POD PROBE FOR M37900T2-RPD-E RoHS:否 類別:編程器，開發(fā)系統(tǒng) >> 配件 系列:- 產(chǎn)品培訓模塊:Lead (SnPb) Finish for COTS Obsolescence Mitigation Program RoHS指令信息:IButton RoHS Compliance Plan 標準包裝:1 系列:- 附件類型:USB 至 1-Wire? RJ11 適配器 適用于相關(guān)產(chǎn)品:1-Wire? 設備 產(chǎn)品目錄頁面:1429 (CN2011-ZH PDF) |
| M37920FCCGP | 制造商:MITSUBISHI 制造商全稱:Mitsubishi Electric Semiconductor 功能描述:SINGLE-CHIP 16-BIT CMOS MICROCOMPUTER FLASH MEMORY VERSION |
發(fā)布緊急采購，3分鐘左右您將得到回復。